|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
12621413
|
Filing Dt:
|
11/18/2009
|
Publication #:
|
|
Pub Dt:
|
03/11/2010
| | | | |
Title:
|
METHOD OF FABICATING A MICROELECTRONIC DIE HAVING A CURVED SURFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2012
|
Application #:
|
12621768
|
Filing Dt:
|
11/19/2009
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
METHODS OF UTILIZING BLOCK COPOLYMERS TO FORM PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
12622121
|
Filing Dt:
|
11/19/2009
|
Publication #:
|
|
Pub Dt:
|
03/18/2010
| | | | |
Title:
|
CONTACT FOR MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
12622171
|
Filing Dt:
|
11/19/2009
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
METHODS OF PROCESSING SEMICONDUCTOR SUBSTRATES IN FORMING SCRIBE LINE ALIGNMENT MARKS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12622679
|
Filing Dt:
|
11/20/2009
|
Publication #:
|
|
Pub Dt:
|
03/18/2010
| | | | |
Title:
|
WRITE ONCE READ ONLY MEMORY EMPLOYING CHARGE TRAPPING IN INSULATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2011
|
Application #:
|
12622922
|
Filing Dt:
|
11/20/2009
|
Publication #:
|
|
Pub Dt:
|
03/18/2010
| | | | |
Title:
|
METHOD FOR PROGRAMMING AND ERASING AN NROM CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2014
|
Application #:
|
12622939
|
Filing Dt:
|
11/20/2009
|
Publication #:
|
|
Pub Dt:
|
03/18/2010
| | | | |
Title:
|
SEMICONDUCTOR SUBSTRATES WITH UNDERCUT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
12623310
|
Filing Dt:
|
11/20/2009
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
ERROR CORRECTION CODE FOR UNIDIRECTIONAL MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
12623895
|
Filing Dt:
|
11/23/2009
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
Title:
|
BAND ENGINEERED NANO-CRYSTAL NON-VOLATILE MEMORY DEVICE UTILIZING ENHANCED GATE INJECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2012
|
Application #:
|
12623926
|
Filing Dt:
|
11/23/2009
|
Title:
|
WRITE PERFORMANCE OF PHASE CHANGE MEMORY USING SET-PULSE SHAPING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
12624215
|
Filing Dt:
|
11/23/2009
|
Publication #:
|
|
Pub Dt:
|
03/18/2010
| | | | |
Title:
|
MICROFEATURE WORKPIECES HAVING CONDUCTIVE INTERCONNECT STRUCTURES FORMED BY CHEMICALLY REACTIVE PROCESSES, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
12624774
|
Filing Dt:
|
11/24/2009
|
Publication #:
|
|
Pub Dt:
|
03/18/2010
| | | | |
Title:
|
CASTELLATION WAFER LEVEL PACKAGING OF INTEGRATED CIRCUIT CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
12624797
|
Filing Dt:
|
11/24/2009
|
Publication #:
|
|
Pub Dt:
|
03/18/2010
| | | | |
Title:
|
SCALABLE HIGH DENSITY NON-VOLATILE MEMORY CELLS IN A CONTACTLESS MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
12625006
|
Filing Dt:
|
11/24/2009
|
Publication #:
|
|
Pub Dt:
|
03/31/2011
| | | | |
Title:
|
COMPUTER SYSTEM MANAGING VOLUME ALLOCATION AND VOLUME ALLOCATION MANAGEMENT METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2011
|
Application #:
|
12625035
|
Filing Dt:
|
11/24/2009
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
Title:
|
CURRENT MODE MEMORY APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12625090
|
Filing Dt:
|
11/24/2009
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
Title:
|
ON-DIE ANTI-RESONANCE STRUCTURE FOR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2011
|
Application #:
|
12625384
|
Filing Dt:
|
11/24/2009
|
Publication #:
|
|
Pub Dt:
|
03/18/2010
| | | | |
Title:
|
INTEGRATED CIRCUIT DEVICES WITH STACKED PACKAGE INTERPOSERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
12625716
|
Filing Dt:
|
11/25/2009
|
Title:
|
AUTHENTICATED OPERATIONS AND EVENT COUNTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
12626110
|
Filing Dt:
|
11/25/2009
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
Title:
|
MULTI-RESISTIVE INTEGRATED CIRCUIT MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2011
|
Application #:
|
12626126
|
Filing Dt:
|
11/25/2009
|
Publication #:
|
|
Pub Dt:
|
03/18/2010
| | | | |
Title:
|
PROGRAMMABLE RESISTANCE MEMORY DEVICES AND SYSTEMS USING THE SAME AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
12627077
|
Filing Dt:
|
11/30/2009
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
Title:
|
CHARGE PUMP OPERATION IN A NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
12627128
|
Filing Dt:
|
11/30/2009
|
Title:
|
CHEMICAL-MECHANICAL POLISH TERMINATION LAYER TO BUILD ELECTRICAL DEVICE ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12627214
|
Filing Dt:
|
11/30/2009
|
Title:
|
MEMORY TO STORE USER-CONFIGURABLE DATA POLARITY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
12627352
|
Filing Dt:
|
11/30/2009
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE ASSEMBLIES AND PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
12627443
|
Filing Dt:
|
11/30/2009
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
Title:
|
KEYHOLE-FREE SLOPED HEATER FOR PHASE CHANGE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2012
|
Application #:
|
12627448
|
Filing Dt:
|
11/30/2009
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
Title:
|
NAND FLASH MEMORY PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
12627768
|
Filing Dt:
|
11/30/2009
|
Publication #:
|
|
Pub Dt:
|
02/03/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICE PERFORMING SERIAL PARALLEL CONVERSION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
12627869
|
Filing Dt:
|
11/30/2009
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
Title:
|
RECESSED ACCESS DEVICE FOR A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
12627937
|
Filing Dt:
|
11/30/2009
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
Title:
|
PACKAGE INCLUDING AN UNDERFILL MATERIAL IN A PORTION OF AN AREA BETWEEN THE PACKAGE AND A SUBSTRATE OR ANOTHER PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
12628006
|
Filing Dt:
|
11/30/2009
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
Title:
|
PACKAGE INCLUDING AN INTERPOSER HAVING AT LEAST ONE TOPOLOGICAL FEATURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
12628042
|
Filing Dt:
|
11/30/2009
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
Title:
|
PACKAGE INCLUDING AT LEAST ONE TOPOLOGICAL FEATURE ON AN ENCAPSULANT MATERIAL TO RESIST OUT-OF-PLANE DEFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12628073
|
Filing Dt:
|
11/30/2009
|
Title:
|
SYSTEM, APPARATUS, AND READING METHOD FOR NAND MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
12628152
|
Filing Dt:
|
11/30/2009
|
Title:
|
MULTI-PARTITIONING FEATURE ON E-MMC
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12628153
|
Filing Dt:
|
11/30/2009
|
Title:
|
PHASE CHANGE MEMORY DEVICE WITH REDUCED PROGRAMMING DISTURBANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
12628166
|
Filing Dt:
|
11/30/2009
|
Title:
|
DYNAMIC RANGE UNLOCK OR LOCK MEMORY DEVICE AND METHOD TO OPERATE THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2012
|
Application #:
|
12628522
|
Filing Dt:
|
12/01/2009
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
Title:
|
REDUCING EFFECTS OF ERASE DISTURB IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12628709
|
Filing Dt:
|
12/01/2009
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
Title:
|
MULTIPLE MICROLENS SYSTEM FOR IMAGE SENSORS OR DISPLAY UNITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
12628910
|
Filing Dt:
|
12/01/2009
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS OF MEMORY DEVICE WITH DIFFERENT DEPTH GATE LINE TRENCHES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
12629153
|
Filing Dt:
|
12/02/2009
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
METHODS FOR FORMING BIT LINE CONTACTS AND BIT LINES DURING THE FORMATION OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12629722
|
Filing Dt:
|
12/02/2009
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
Title:
|
Methods Of Patterning Materials, And Methods Of Forming Memory Cells
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
12630332
|
Filing Dt:
|
12/03/2009
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
DYNAMIC PASS VOLTAGE FOR SENSE OPERATION IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
12630676
|
Filing Dt:
|
12/03/2009
|
Publication #:
|
|
Pub Dt:
|
03/25/2010
| | | | |
Title:
|
PARAMETER MEASUREMENT USING MULTI-LAYER STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12631606
|
Filing Dt:
|
12/04/2009
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
A METHOD FOR KINK COMPENSATION IN A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
12631664
|
Filing Dt:
|
12/04/2009
|
Publication #:
|
|
Pub Dt:
|
04/01/2010
| | | | |
Title:
|
METHODS OF FORMING DRAM ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
12632121
|
Filing Dt:
|
12/07/2009
|
Publication #:
|
|
Pub Dt:
|
04/08/2010
| | | | |
Title:
|
SINGLE LATCH DATA CIRCUIT IN A MULTIPLE LEVEL CELL NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12632394
|
Filing Dt:
|
12/07/2009
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
VERTICAL TRANSISTOR MEMORY CELL AND ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12632595
|
Filing Dt:
|
12/07/2009
|
Publication #:
|
|
Pub Dt:
|
04/08/2010
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
12633226
|
Filing Dt:
|
12/08/2009
|
Publication #:
|
|
Pub Dt:
|
04/08/2010
| | | | |
Title:
|
READ METHOD FOR MLC
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12633239
|
Filing Dt:
|
12/08/2009
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
PROGRAMMING METHODS AND MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2011
|
Application #:
|
12633632
|
Filing Dt:
|
12/08/2009
|
Publication #:
|
|
Pub Dt:
|
04/08/2010
| | | | |
Title:
|
APPARATUS AND METHOD FOR MULTI-PHASE CLOCK GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
12633674
|
Filing Dt:
|
12/08/2009
|
Publication #:
|
|
Pub Dt:
|
04/29/2010
| | | | |
Title:
|
METHODS OF FORMING PLASMA-GENERATING STRUCTURES; METHODS OF PLASMA-ASSISTED ETCHING, AND METHODS OF PLASMA-ASSISTED DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
12633694
|
Filing Dt:
|
12/08/2009
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
METHODS OF FORMING ISOLATION STRUCTURES, AND METHODS OF FORMING NONVOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2011
|
Application #:
|
12634580
|
Filing Dt:
|
12/09/2009
|
Publication #:
|
|
Pub Dt:
|
04/08/2010
| | | | |
Title:
|
DETECTION CIRCUIT FOR MIXED ASYNCHRONOUS AND SYNCHRONOUS MEMORY OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
12634883
|
Filing Dt:
|
12/10/2009
|
Publication #:
|
|
Pub Dt:
|
04/15/2010
| | | | |
Title:
|
DUAL PANEL PIXEL READOUT IN AN IMAGER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
12635005
|
Filing Dt:
|
12/10/2009
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
CROSS-POINT DIODE ARRAYS AND METHODS OF MANUFACTURING CROSS-POINT DIODE ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2016
|
Application #:
|
12635961
|
Filing Dt:
|
12/11/2009
|
Title:
|
Wireless Communication Link Using Near Field Coupling
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2012
|
Application #:
|
12637163
|
Filing Dt:
|
12/14/2009
|
Publication #:
|
|
Pub Dt:
|
04/15/2010
| | | | |
Title:
|
COUPLINGS WITHIN MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2011
|
Application #:
|
12637604
|
Filing Dt:
|
12/14/2009
|
Publication #:
|
|
Pub Dt:
|
04/15/2010
| | | | |
Title:
|
PHASE SHIFT MASK WITH TWO-PHASE CLEAR FEATURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12637989
|
Filing Dt:
|
12/15/2009
|
Publication #:
|
|
Pub Dt:
|
04/15/2010
| | | | |
Title:
|
ONE-TRANSISTOR COMPOSITE-GATE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
12638094
|
Filing Dt:
|
12/15/2009
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
Imaging Methods In Scanning Photolithography And A Scanning Photolithography Device Used In Printing An Image Of A Reticle Onto A Photosensitive Substrate
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12638572
|
Filing Dt:
|
12/15/2009
|
Publication #:
|
|
Pub Dt:
|
04/15/2010
| | | | |
Title:
|
MEMORY SYSTEM FOR DATA STORAGE AND RETRIEVAL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
12638603
|
Filing Dt:
|
12/15/2009
|
Publication #:
|
|
Pub Dt:
|
04/15/2010
| | | | |
Title:
|
M+N BIT PROGRAMMING AND M+L BIT READ FOR M BIT MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2016
|
Application #:
|
12638751
|
Filing Dt:
|
12/15/2009
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
METHODS AND APPARATUSES FOR REDUCING POWER CONSUMPTION IN A PATTERN RECOGNITION PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
12638759
|
Filing Dt:
|
12/15/2009
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
MULTI-LEVEL HIERARCHICAL ROUTING MATRICES FOR PATTERN-RECOGNITION PROCESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
12638767
|
Filing Dt:
|
12/15/2009
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
ADAPTIVE CONTENT INSPECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2015
|
Application #:
|
12638950
|
Filing Dt:
|
12/15/2009
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
PERSISTENT CONTENT IN NONVOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
12638953
|
Filing Dt:
|
12/15/2009
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
NONVOLATILE MEMORY INTERNAL SIGNATURE GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
12639158
|
Filing Dt:
|
12/16/2009
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
TRANSISTORS WITH AN EXTENSION REGION HAVING STRIPS OF DIFFERING CONDUCTIVITY TYPE AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
12639223
|
Filing Dt:
|
12/16/2009
|
Publication #:
|
|
Pub Dt:
|
04/15/2010
| | | | |
Title:
|
MEMORY CELL STORAGE NODE LENGTH
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
12639547
|
Filing Dt:
|
12/16/2009
|
Publication #:
|
|
Pub Dt:
|
06/16/2011
| | | | |
Title:
|
TECHNIQUES FOR REDUCING IMPACT OF ARRAY DISTURBS IN A SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2015
|
Application #:
|
12641520
|
Filing Dt:
|
12/18/2009
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
STACKED DEVICE DETECTION AND IDENTIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12642356
|
Filing Dt:
|
12/18/2009
|
Publication #:
|
|
Pub Dt:
|
04/22/2010
| | | | |
Title:
|
SEMICONDUCTOR SUBSTRATE FOR BUILD-UP PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2010
|
Application #:
|
12643835
|
Filing Dt:
|
12/21/2009
|
Publication #:
|
|
Pub Dt:
|
04/22/2010
| | | | |
Title:
|
ON-DIE SYSTEM AND METHOD FOR CONTROLLING TERMINATION IMPEDANCE OF MEMORY DEVICE DATA BUS TERMINALS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2011
|
Application #:
|
12644250
|
Filing Dt:
|
12/22/2009
|
Publication #:
|
|
Pub Dt:
|
04/22/2010
| | | | |
Title:
|
TUNNEL DIELECTRIC COMPRISING NITROGEN FOR USE WITH A SEMICONDUCTOR DEVICE AND A PROCESS FOR FORMING THE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
12646136
|
Filing Dt:
|
12/23/2009
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
ERASE OPERATIONS AND APPARATUS FOR A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
12646246
|
Filing Dt:
|
12/23/2009
|
Publication #:
|
|
Pub Dt:
|
04/22/2010
| | | | |
Title:
|
SYSTEMS AND METHODS FOR FORMING METAL OXIDES USING METAL DIKETONATES AND/OR KETOIMINES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
12647020
|
Filing Dt:
|
12/24/2009
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
STRUCTURES FOR RESISTANCE RANDOM ACCESS MEMORY AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12647879
|
Filing Dt:
|
12/28/2009
|
Title:
|
SERIAL PARALLEL INTERFACE FOR DATA WORD ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12647994
|
Filing Dt:
|
12/28/2009
|
Publication #:
|
|
Pub Dt:
|
04/22/2010
| | | | |
Title:
|
SELF-ALIGNED, INTEGRATED CIRCUIT CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2012
|
Application #:
|
12648084
|
Filing Dt:
|
12/28/2009
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE FOR SUPPLYING STABLE VOLTAGE TO CONTROL ELECTRODE OF TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
12648762
|
Filing Dt:
|
12/29/2009
|
Title:
|
MULTI-CHANNEL MEMORY AND POWER SUPPLY-DRIVEN CHANNEL SELECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
12648864
|
Filing Dt:
|
12/29/2009
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
METHODS FOR FORMING CONDUCTIVE VIAS IN SEMICONDUCTOR DEVICE COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2013
|
Application #:
|
12648979
|
Filing Dt:
|
12/29/2009
|
Title:
|
VIA FORMATION FOR CROSS-POINT MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
12649954
|
Filing Dt:
|
12/30/2009
|
Title:
|
SELF-ADAPTIVE SOLID STATE DRIVE CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
12650029
|
Filing Dt:
|
12/30/2009
|
Publication #:
|
|
Pub Dt:
|
04/29/2010
| | | | |
Title:
|
NANO-CRYSTAL ETCH PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2017
|
Application #:
|
12650035
|
Filing Dt:
|
12/30/2009
|
Title:
|
SOLID STATE DRIVE CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
12650952
|
Filing Dt:
|
12/31/2009
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
SUB-OS VIRTUAL MEMORY MANAGEMENT LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
12651097
|
Filing Dt:
|
12/31/2009
|
Publication #:
|
|
Pub Dt:
|
06/30/2011
| | | | |
Title:
|
SELF-SELECTING PCM DEVICE NOT REQUIRING A DEDICATED SELECTOR TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
12651122
|
Filing Dt:
|
12/31/2009
|
Title:
|
SUPPLY VOLTAGE OR GROUND CONNECTIONS FOR INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2014
|
Application #:
|
12651827
|
Filing Dt:
|
01/04/2010
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
MEMORY DEVICE CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
12651910
|
Filing Dt:
|
01/04/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
ERROR CORRECTION IN A STACKED MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
12652524
|
Filing Dt:
|
01/05/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
MEMORY CELL ARRAY WITH SEMICONDUCTOR SELECTION DEVICE FOR MULTIPLE MEMORY CELLS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
12652666
|
Filing Dt:
|
01/05/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
Nonvolatile Storage with Disparate Memory Types
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2011
|
Application #:
|
12652955
|
Filing Dt:
|
01/06/2010
|
Publication #:
|
|
Pub Dt:
|
04/29/2010
| | | | |
Title:
|
METHODS FOR FORMING SEMICONDUCTOR CONSTRUCTIONS, AND METHODS FOR SELECTIVELY ETCHING SILICON NITRIDE RELATIVE TO CONDUCTIVE MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12655377
|
Filing Dt:
|
12/30/2009
|
Title:
|
APPARATUSES AND METHODS FOR SENSING A PHASE-CHANGE TEST CELL AND DETERMINING CHANGES TO THE TEST CELL RESISTANCE DUE TO THERMAL EXPOSURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12655812
|
Filing Dt:
|
01/07/2010
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
LANTHANIDE DIELECTRIC WITH CONTROLLED INTERFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
12656719
|
Filing Dt:
|
02/16/2010
|
Publication #:
|
|
Pub Dt:
|
07/22/2010
| | | | |
Title:
|
METHODS OF ELIMINATING PATTERN COLLAPSE ON PHOTORESIST PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12659612
|
Filing Dt:
|
03/15/2010
|
Publication #:
|
|
Pub Dt:
|
07/08/2010
| | | | |
Title:
|
MEMORY ARRAY FOR INCREASED BIT DENSITY AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
12683104
|
Filing Dt:
|
01/06/2010
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
FLIP CHIP WITH INTERPOSER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12683309
|
Filing Dt:
|
01/06/2010
|
Publication #:
|
|
Pub Dt:
|
04/29/2010
| | | | |
Title:
|
CIRCUIT, SYSTEM AND METHOD FOR CONTROLLING READ LATENCY
|
|