|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12683939
|
Filing Dt:
|
01/07/2010
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
RECESSED CHANNEL NEGATIVE DIFFERENTIAL RESISTANCE-BASED MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12684449
|
Filing Dt:
|
01/08/2010
|
Publication #:
|
|
Pub Dt:
|
05/13/2010
| | | | |
Title:
|
METHOD AND APPARATUS FOR SYNCHRONIZING DATA FROM MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
12684646
|
Filing Dt:
|
01/08/2010
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
METHODS FOR SECURING SEMICONDUCTOR DEVICES USING ELONGATED FASTENERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12684785
|
Filing Dt:
|
01/08/2010
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
ANTIFUSE CIRCUIT WITH WELL BIAS TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2012
|
Application #:
|
12685333
|
Filing Dt:
|
01/11/2010
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
CAPACITOR INSULATING FILM, CAPACITOR, AND SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2016
|
Application #:
|
12685477
|
Filing Dt:
|
01/11/2010
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
SYSTEM AND METHOD FOR PROCESSOR WITH PREDICTIVE MEMORY RETRIEVAL ASSIST
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2011
|
Application #:
|
12685722
|
Filing Dt:
|
01/12/2010
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
METHOD AND APPARATUS FOR PROGRAMMING FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
12686602
|
Filing Dt:
|
01/13/2010
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
METHOD FOR FORMING HIGH DENSITY PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
12686721
|
Filing Dt:
|
01/13/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
ACCESS LINE DEPENDENT BIASING SCHEMES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12686928
|
Filing Dt:
|
01/13/2010
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
METHODS OF FORMING NANOSCALE FLOATING GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
12687005
|
Filing Dt:
|
01/13/2010
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
EFFICIENT PITCH MULTIPLICATION PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12687619
|
Filing Dt:
|
01/14/2010
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
SINGLE CRYSTAL SILICON STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12687735
|
Filing Dt:
|
01/14/2010
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12688229
|
Filing Dt:
|
01/15/2010
|
Publication #:
|
|
Pub Dt:
|
05/13/2010
| | | | |
Title:
|
METHOD AND APPARATUS PROVIDING A CROSS-POINT MEMORY ARRAY USING A VARIABLE RESISTANCE MEMORY CELL AND CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2012
|
Application #:
|
12688600
|
Filing Dt:
|
01/15/2010
|
Publication #:
|
|
Pub Dt:
|
05/13/2010
| | | | |
Title:
|
DELAYED ACTIVATION OF SELECTED WORDLINES IN MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
12689624
|
Filing Dt:
|
01/19/2010
|
Publication #:
|
|
Pub Dt:
|
05/13/2010
| | | | |
Title:
|
MICROELECTRONIC DEVICES, STACKED MICROELECTRONIC DEVICES, AND METHODS FOR MANUFACTURING SUCH DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
12690124
|
Filing Dt:
|
01/20/2010
|
Publication #:
|
|
Pub Dt:
|
05/20/2010
| | | | |
Title:
|
PROCESS INSENSITIVE DELAY LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
12691600
|
Filing Dt:
|
01/21/2010
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
METHODS OF MANUFACTURING IMAGING DEVICE PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
12693062
|
Filing Dt:
|
01/25/2010
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
CHARGE STORAGE NODES WITH CONDUCTIVE NANODOTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
12693255
|
Filing Dt:
|
01/25/2010
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
SOLID STATE LIGHTING DEVICES AND ASSOCIATED METHODS OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2012
|
Application #:
|
12693936
|
Filing Dt:
|
01/26/2010
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
GCIB-TREATED RESISTIVE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12694136
|
Filing Dt:
|
01/26/2010
|
Publication #:
|
|
Pub Dt:
|
07/28/2011
| | | | |
Title:
|
SENSE AMPLIFIER HAVING LOOP GAIN CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12694531
|
Filing Dt:
|
01/27/2010
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
Title:
|
SKIMMED CHARGE CAPTURE AND CHARGE PACKET REMOVAL FOR INCREASED EFFECTIVE PIXEL PHOTOSENSOR FULL WELL CAPACITY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2010
|
Application #:
|
12694789
|
Filing Dt:
|
01/27/2010
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
A METHOD OF MAKING AN EMBEDDED TRAP DIRECT TUNNEL NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2013
|
Application #:
|
12694959
|
Filing Dt:
|
01/27/2010
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
Title:
|
MANAGING MEMORY DATA RECOVERY UPON POWER LOSS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2012
|
Application #:
|
12694991
|
Filing Dt:
|
01/27/2010
|
Publication #:
|
|
Pub Dt:
|
05/20/2010
| | | | |
Title:
|
DEVICES INCLUDING ANALOG-TO-DIGITAL CONVERTERS FOR INTERNAL DATA STORAGE LOCATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12695364
|
Filing Dt:
|
01/28/2010
|
Publication #:
|
|
Pub Dt:
|
08/05/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12695474
|
Filing Dt:
|
01/28/2010
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
Title:
|
METHOD FOR MANIPULATING DATA IN A GROUP OF PROCESSING ELEMENTS TO PERFORM A REFLECTION OF THE DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2012
|
Application #:
|
12695559
|
Filing Dt:
|
01/28/2010
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
Title:
|
MEMORY CELL PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
12695784
|
Filing Dt:
|
01/28/2010
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING NONVOLATILE MEMORY ELEMENT AND DATA PROCESSING SYSTEM INCLUDING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
12695964
|
Filing Dt:
|
01/28/2010
|
Publication #:
|
|
Pub Dt:
|
08/19/2010
| | | | |
Title:
|
TECHNIQUES FOR PROVIDING A SOURCE LINE PLANE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12696182
|
Filing Dt:
|
01/29/2010
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
SEMICONDUCTOR ASSEMBLIES AND METHODS OF MANUFACTURING SUCH ASSEMBLIES INCLUDING TRENCHES IN A MOLDING MATERIAL BETWEEN SEMICONDUCTOR DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2012
|
Application #:
|
12696279
|
Filing Dt:
|
01/29/2010
|
Publication #:
|
|
Pub Dt:
|
05/27/2010
| | | | |
Title:
|
NAND STEP VOLTAGE SWITCHING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
12697780
|
Filing Dt:
|
02/01/2010
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
TECHNIQUES FOR PROVIDING A DIRECT INJECTION SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
12697991
|
Filing Dt:
|
02/01/2010
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
ELECTRONIC DEVICE WITH ASYMMETRIC GATE STRAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2011
|
Application #:
|
12698417
|
Filing Dt:
|
02/02/2010
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING A CAPACITANCE ELEMENT AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
12698808
|
Filing Dt:
|
02/02/2010
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
POWER-OFF APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12698833
|
Filing Dt:
|
02/02/2010
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
WORDLINE VOLTAGE TRANSFER APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
12699428
|
Filing Dt:
|
02/03/2010
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
METHOD FOR FORMING A CIRCUIT BOARD VIA STRUCTURE FOR HIGH SPEED SIGNALING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12699625
|
Filing Dt:
|
02/03/2010
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
APPARATUS AND METHOD FOR TRIMMING STATIC DELAY OF A SYNCHRONIZING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12699638
|
Filing Dt:
|
02/03/2010
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
SYSTEM AND METHOD FOR AN ACCURACY-ENHANCED DLL DURING A MEASURE INITIALIZATION MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
12700491
|
Filing Dt:
|
02/04/2010
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
METHODS OF PROVIDING ELECTRICAL ISOLATION AND SEMICONDUCTOR STRUCTURES INCLUDING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12700913
|
Filing Dt:
|
02/05/2010
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
FIN FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
12701085
|
Filing Dt:
|
02/05/2010
|
Publication #:
|
|
Pub Dt:
|
06/03/2010
| | | | |
Title:
|
READING NON-VOLATILE MULTILEVEL MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2013
|
Application #:
|
12701697
|
Filing Dt:
|
02/08/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
Reference Voltage Generator for Single-Ended Communication Systems
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2014
|
Application #:
|
12701800
|
Filing Dt:
|
02/08/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
MICROELECTRONIC DEVICES WITH THROUGH-SUBSTRATE INTERCONNECTS AND ASSOCIATED METHODS OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
12702026
|
Filing Dt:
|
02/08/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
SEMICONDUCTOR WAFER ALIGNMENT MARKERS, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2012
|
Application #:
|
12702037
|
Filing Dt:
|
02/08/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
SYSTEMS, MEMORIES, AND METHODS FOR REFRESHING MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
12702123
|
Filing Dt:
|
02/08/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
CROSS-HAIR CELL BASED FLOATING BODY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
12702688
|
Filing Dt:
|
02/09/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
PROGRAMMING METHOD TO REDUCE GATE COUPLING INTERFERENCE FOR NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
12702947
|
Filing Dt:
|
02/09/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
CROSS-HAIR CELL WORDLINE FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2015
|
Application #:
|
12702948
|
Filing Dt:
|
02/09/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
PROGRAMMING METHODS AND MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2012
|
Application #:
|
12703502
|
Filing Dt:
|
02/10/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
METHODS OF FABRICATING A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
12703520
|
Filing Dt:
|
02/10/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
METHODS FOR FABRICATING SEMICONDUCTOR COMPONENTS WITH CONDUCTIVE INTERCONNECTS HAVING PLANAR SURFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12703540
|
Filing Dt:
|
02/10/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
MULTILEVEL MEMORY CELL OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
12703551
|
Filing Dt:
|
02/10/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
STACKED SEMICONDUCTOR COMPONENT HAVING THROUGH WIRE INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
12703660
|
Filing Dt:
|
02/10/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
LIGHT EMITTING DIODES AND ASSOCIATED METHODS OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
12704354
|
Filing Dt:
|
02/11/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
MEMORY DIES, STACKED MEMORIES, MEMORY DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
12704423
|
Filing Dt:
|
02/11/2010
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
METHOD OF PACKAGING INTEGRATED CIRCUIT DEVICES USING PREFORMED CARRIER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12704769
|
Filing Dt:
|
02/12/2010
|
Publication #:
|
|
Pub Dt:
|
08/12/2010
| | | | |
Title:
|
TRANSPARENT CONDUCTOR BASED PINNED PHOTODIODE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
12704778
|
Filing Dt:
|
02/12/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
DUAL CONVERSION GAIN GATE AND CAPACITOR COMBINATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
12705111
|
Filing Dt:
|
02/12/2010
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
TRANSISTORS HAVING ARGON GATE IMPLANTS AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
12705165
|
Filing Dt:
|
02/12/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
BOTTOM ELECTRODE FOR MEMORY DEVICE AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
12705320
|
Filing Dt:
|
02/12/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
DIGITAL FREQUENCY LOCKED DELAY LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2011
|
Application #:
|
12705349
|
Filing Dt:
|
02/12/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
INTEGRATED CIRCUIT INSPECTION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2012
|
Application #:
|
12705704
|
Filing Dt:
|
02/15/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
METHODS FOR FORMING NANODOTS AND/OR A PATTERNED MATERIAL DURING THE FORMATION OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12705916
|
Filing Dt:
|
02/15/2010
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
APPARATUS, METHODS, AND SYSTEM OF NAND DEFECT MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
12705917
|
Filing Dt:
|
02/15/2010
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
SYSTEMS AND DEVICES INCLUDING MEMORY RESISTANT TO PROGRAM DISTURB AND METHODS OF USING, MAKING, AND OPERATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
12705918
|
Filing Dt:
|
02/15/2010
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
CROSS-POINT MEMORY CELLS, NON-VOLATILE MEMORY ARRAYS, METHODS OF READING A MEMORY CELL, METHODS OF PROGRAMMING A MEMORY CELL, METHODS OF WRITING TO AND READING FROM A MEMORY CELL, AND COMPUTER SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2011
|
Application #:
|
12705923
|
Filing Dt:
|
02/15/2010
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
METHOD FOR PACKAGING CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
12705928
|
Filing Dt:
|
02/15/2010
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
MEMCAPACITOR DEVICES, FIELD EFFECT TRANSISTOR DEVICES, NON-VOLATILE MEMORY ARRAYS, AND METHODS OF PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
12706203
|
Filing Dt:
|
02/16/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
ELECTROLESS PLATING BATH COMPOSITION AND METHOD OF USE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2011
|
Application #:
|
12706357
|
Filing Dt:
|
02/16/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
REDUCING READ FAILURE IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
12706393
|
Filing Dt:
|
02/16/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
PROGRAM METHOD WITH OPTIMIZED VOLTAGE LEVEL FOR FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12706409
|
Filing Dt:
|
02/16/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
CELL DETERIORATION WARNING APPARATUS AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2012
|
Application #:
|
12707162
|
Filing Dt:
|
02/17/2010
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
MEMORY ARRAY HAVING MEMORY CELLS COUPLED BETWEEN A PROGRAMMABLE DRAIN SELECT GATE AND A NON-PROGRAMMABLE SOURCE SELECT GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
12707421
|
Filing Dt:
|
02/17/2010
|
Publication #:
|
|
Pub Dt:
|
08/18/2011
| | | | |
Title:
|
ERROR CORRECTION AND RECOVERY IN CHAINED MEMORY ARCHITECTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12709261
|
Filing Dt:
|
02/19/2010
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
CIRCUIT AND METHOD FOR INTERCONNECTING STACKED INTEGRATED CIRCUIT DIES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12709798
|
Filing Dt:
|
02/22/2010
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
IMAGER METHOD AND APPARATUS EMPLOYING PHOTONIC CRYSTALS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
12710077
|
Filing Dt:
|
02/22/2010
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
METHODS OF FORMING A PLURALITY OF CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2011
|
Application #:
|
12710082
|
Filing Dt:
|
02/22/2010
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
12710705
|
Filing Dt:
|
02/23/2010
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
STORAGE DEVICE HAVING A MEMORY MODULE, COVER, AND LIGHT-TRANMISSION ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
12710981
|
Filing Dt:
|
02/23/2010
|
Publication #:
|
|
Pub Dt:
|
08/25/2011
| | | | |
Title:
|
METHODS OF FORMING AN ELECTRICALLY CONDUCTIVE BURIED LINE AND AN ELECTRICAL CONTACT THERETO AND METHODS OF FORMING A BURIED ACCESS LINE AND AN ELECTRICAL CONTACT THERETO
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2015
|
Application #:
|
12712401
|
Filing Dt:
|
02/25/2010
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
ISOLATION TRENCH FILL USING OXIDE LINER AND NITRIDE ETCH BACK TECHNIQUE WITH DUAL TRENCH DEPTH CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
12713700
|
Filing Dt:
|
02/26/2010
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
SYSTEMS AND METHODS FOR FORMING METAL OXIDE LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2012
|
Application #:
|
12713719
|
Filing Dt:
|
02/26/2010
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
PHASE CHANGE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2017
|
Application #:
|
12714262
|
Filing Dt:
|
02/26/2010
|
Publication #:
|
|
Pub Dt:
|
09/01/2011
| | | | |
Title:
|
LIGHT EMITTING DIODES WITH N-POLARITY AND ASSOCIATED METHODS OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12715293
|
Filing Dt:
|
03/01/2010
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
METHODS OF FORMING INTEGRATED CIRCUIT PACKAGES, AND METHODS OF ASSEMBLING INTEGRATED CIRCUIT PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
12715530
|
Filing Dt:
|
03/02/2010
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
DRAIN SELECT GATE VOLTAGE MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2017
|
Application #:
|
12715704
|
Filing Dt:
|
03/02/2010
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
SEMICONDUCTOR-METAL-ON-INSULATOR STRUCTURES, METHODS OF FORMING SUCH STRUCTURES, AND SEMICONDUCTOR DEVICES INCLUDING SUCH STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2017
|
Application #:
|
12715743
|
Filing Dt:
|
03/02/2010
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
SEMICONDUCTOR DEVICES INCLUDING A DIODE STRUCTURE OVER A CONDUCTIVE STRAP AND METHODS OF FORMING SUCH SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
12715820
|
Filing Dt:
|
03/02/2010
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
MICROELECTRONIC WORKPIECE PROCESSING SYSTEMS AND ASSOCIATED METHODS OF COLOR CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
12715843
|
Filing Dt:
|
03/02/2010
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
FLOATING BODY CELL STRUCTURES, DEVICES INCLUDING SAME, AND METHODS FOR FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
12716014
|
Filing Dt:
|
03/02/2010
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
METHOD FOR FORMING A LIGHT CONVERSION MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2012
|
Application #:
|
12716071
|
Filing Dt:
|
03/02/2010
|
Publication #:
|
|
Pub Dt:
|
09/08/2011
| | | | |
Title:
|
PATTERNING MASK AND METHOD OF FORMATION OF MASK USING STEP DOUBLE PATTERNING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
12716395
|
Filing Dt:
|
03/03/2010
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
METHODS OF FORMING CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
12716822
|
Filing Dt:
|
03/03/2010
|
Publication #:
|
|
Pub Dt:
|
07/22/2010
| | | | |
Title:
|
SYSTEMS AND METHODS FOR DETECTING TERMINAL STATE AND SETTING OUTPUT DRIVER IMPEDANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2013
|
Application #:
|
12716847
|
Filing Dt:
|
03/03/2010
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
APPARATUS AND METHOD FOR REDUCED PEAK POWER CONSUMPTION DURING COMMON OPERATION OF MULTI-NAND FLASH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
12717043
|
Filing Dt:
|
03/03/2010
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
12717776
|
Filing Dt:
|
03/04/2010
|
Publication #:
|
|
Pub Dt:
|
09/09/2010
| | | | |
Title:
|
TECHNIQUES FOR FORMING A CONTACT TO A BURIED DIFFUSION LAYER IN A SEMICONDUCTOR MEMORY DEVICE
|
|