|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1999
|
Application #:
|
08760153
|
Filing Dt:
|
12/03/1996
|
|
Title:
|
CIRCUIT AND METHOD FOR CONFIGURING A REDUNDANT BOND PAD FOR PROBING A SEMICONDUCTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/1999
|
Application #:
|
08761648
|
Filing Dt:
|
12/06/1996
|
|
Title:
|
METHOD AND APPARATUS FOR STOPPING MECHANICAL AND CHEMICAL-MECHANICAL PLANARIZATION OF SUBSTRATES AT DESIRED ENDPOINTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/1998
|
Application #:
|
08762540
|
Filing Dt:
|
12/09/1996
|
|
Title:
|
METHOD AND APPARATUS FOR THE FABRICATION OF SEMICONDUCTOR PHOTOMASK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08762677
|
Filing Dt:
|
12/11/1996
|
|
Title:
|
HIGH VOLTAGE GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
08763366
|
Filing Dt:
|
12/13/1996
|
|
Title:
|
DEVICE AND METHOD FOR CLAMPING AND WIRE-BONDING THE LEADS OF A LEAD FRAME ONE SET AT A TIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1998
|
Application #:
|
08764488
|
Filing Dt:
|
12/12/1996
|
|
Title:
|
CLOCK FREQUENCY DETECTOR FOR A SYNCHRONOUS MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/1998
|
Application #:
|
08764685
|
Filing Dt:
|
11/27/1996
|
|
Title:
|
SECOND IMPLANTED MATRIX FOR AGGLOMERATION CONTROL AND THERMAL STABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1998
|
Application #:
|
08764840
|
Filing Dt:
|
12/03/1996
|
|
Title:
|
METAL CARBOXYLATE COMPLEXES FOR FORMATION OF METAL-CONTAINING FILMS ON SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08766410
|
Filing Dt:
|
11/22/1996
|
|
Title:
|
FIELD EMISSION DISPLAY DEVICE HAVING FILM CONTAINING MICRIOENSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
08766659
|
Filing Dt:
|
12/16/1996
|
|
Title:
|
LATERAL BIPOLAR TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08766745
|
Filing Dt:
|
12/13/1996
|
|
Title:
|
CIRCUIT AND METHOD FOR PROVIDING A SUBSTANTIALLY CONSTANT TIME DELAY OVER A RANGE OF SUPPLY VOLTAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/1999
|
Application #:
|
08767163
|
Filing Dt:
|
12/16/1996
|
|
Title:
|
ULTRASONIC PROCESSING OF CHEMICAL MECHANICAL POLISHING SLURRIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
08767180
|
Filing Dt:
|
12/16/1996
|
|
Title:
|
MEMORY FAULT CORRECTION SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08767181
|
Filing Dt:
|
12/16/1996
|
|
Title:
|
CIRCUIT AND METHOD FOR CONVERTING A PAIR OF INPUT SIGNALS INTO A LEVEL-LIMITED OUTPUT SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
08767700
|
Filing Dt:
|
12/17/1996
|
|
Title:
|
METHOD AND APPARATUS FOR AUTOMATICALLY POSITIONING ELECTRONIC DIE WITHIN COMPONENT PACKAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1999
|
Application #:
|
08768297
|
Filing Dt:
|
12/17/1996
|
|
Title:
|
METHOD AND APPARATUS FOR CONTROLLING A CHARGE PUMP FOR RAPID INITIALIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/1998
|
Application #:
|
08768961
|
Filing Dt:
|
12/18/1996
|
|
Title:
|
PRODUCTION PRINTED CIRCUIT BOARD (PCB) EDGE CONNECTOR TEST CONNECTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
08769652
|
Filing Dt:
|
12/19/1996
|
|
Title:
|
METHODS OF FORMING THIN FILM TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/1998
|
Application #:
|
08769786
|
Filing Dt:
|
12/18/1996
|
|
Title:
|
EXTRACTION FORCE TESTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
08770942
|
Filing Dt:
|
12/31/1996
|
|
Title:
|
APPARATUS FOR TESTING SEMICONDUCTOR WAFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08770958
|
Filing Dt:
|
12/20/1996
|
|
Title:
|
METHOD AND APPARATUS FOR TRACKING ERASE CYCLES UTILIZING ACTIVE AND INACTIVE WEAR BAR BLOCKS HAVING FIRST AND SECOND COUNT FIELDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/1999
|
Application #:
|
08771275
|
Filing Dt:
|
12/20/1996
|
|
Title:
|
FIDUCIAL FOR ALIGNING AN INTEGRATED CIRCUIT DIE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08771445
|
Filing Dt:
|
12/20/1996
|
|
Title:
|
METHOD FOR IMPROVED DATA RETENTION IN A NONVOLATILE WRITEABLE MEMORY BY SENSING AND REPROGRAMMING CELL VOLTAGE LEVELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
08771552
|
Filing Dt:
|
12/11/1996
|
|
Title:
|
DRIVE-CURRENT MODULATED OUTPUT DRIVER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1998
|
Application #:
|
08771642
|
Filing Dt:
|
12/21/1996
|
|
Title:
|
EXTERNAL WRITE PULSE CONTROL METHOD AND STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
08771643
|
Filing Dt:
|
12/21/1996
|
|
Title:
|
EDGE TRANSITION DETECTION CIRCUITRY FOR USE WITH TEST MODE OPERATION OF AN INTEGRATED CIRCUIT MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
08771645
|
Filing Dt:
|
12/21/1996
|
|
Title:
|
BURN-IN STRESS TEST MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1999
|
Application #:
|
08771709
|
Filing Dt:
|
12/20/1996
|
|
Title:
|
METHOD AND APPARATUS FOR DISTRIBUTION OF BROADCAST DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08773019
|
Filing Dt:
|
12/24/1996
|
|
Title:
|
APPARATUS AND METHOD OF CONTROLLING THE ENVIRONMENTAL TEMPERATURE NEAR SEMICONDUCTOR DEVICES UNDER TEST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/1998
|
Application #:
|
08773022
|
Filing Dt:
|
12/24/1996
|
|
Title:
|
FED SPACER FIBERS GROWN BY LASER DRIVE CVD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1999
|
Application #:
|
08773027
|
Filing Dt:
|
12/23/1996
|
|
Title:
|
SYSTEM FOR BURNING IN AND DIAGNOSTICALLY TESTING A COMPUTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08774378
|
Filing Dt:
|
12/30/1996
|
|
Title:
|
MASK MODIFICATION FOR FOCAL PLANE ON CONTACT PHOTOLITHOGRAPHY TOOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/1998
|
Application #:
|
08774659
|
Filing Dt:
|
12/30/1996
|
|
Title:
|
AN OUT-OF-ORDER SUPERSCALAR MICROPROCESSOR WITH A RENAMING DEVICE THAT MAPS INSTRUCTIONS FROM MEMORY TO REGISTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08774860
|
Filing Dt:
|
12/24/1996
|
|
Title:
|
ERASING METHOD FOR A NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08775111
|
Filing Dt:
|
12/30/1996
|
|
Title:
|
DEVICE FOR GENERATING AND REGULATING A GATE VOLTAGE IN A NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08775510
|
Filing Dt:
|
12/31/1996
|
|
Title:
|
DEVICE AND METHOD FOR REPAIRING A MEMORY ARRAY BY STORING EACH BIT IN MULTIPLE MEMORY CELLS IN THE ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/1998
|
Application #:
|
08775573
|
Filing Dt:
|
12/31/1996
|
|
Title:
|
ETCH PROCESS TO PRODUCE ROUNDED TOP CORNERS FOR SUB MICRON SILICON TRENCH APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2001
|
Application #:
|
08775589
|
Filing Dt:
|
01/02/1997
|
|
Title:
|
METHOD OF IN-SITU CLEANING AND DEPOSITION OF DEVICE STRUCTURES IN A HIGH DENSITY PLASMA ENVIRONMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1998
|
Application #:
|
08775664
|
Filing Dt:
|
12/31/1996
|
|
Title:
|
MULTIPLE ACCESS MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1999
|
Application #:
|
08775796
|
Filing Dt:
|
12/31/1996
|
|
Title:
|
METHOD AND APPARTUS FOR BIT CELL GROUND CHOKING FOR IMPROVED MEMORY WRITE MARGIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
08775807
|
Filing Dt:
|
12/31/1996
|
|
Title:
|
METHOD AND APPARATUS FOR CONVERTING A FIVE WIRE ARBITRATION/BUFFER MANAGEMENT PROTOCOL INTO A TWO WIRE PROTOCOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/1998
|
Application #:
|
08775843
|
Filing Dt:
|
12/31/1996
|
|
Title:
|
FIELD EMMISSION DEVICE MICROPOINT WITH CURRENT-LIMITING RESISTIVE STRUCTURE AND METHOD FOR MAKING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1999
|
Application #:
|
08777296
|
Filing Dt:
|
12/27/1996
|
|
Title:
|
MONOLITHICALLY INTEGRATED PROGRAMMABLE DEVICE HAVING ELEMENTARY MODULES CONNECTED ELECTRICALLY BY MEANS OF MEMORY CELLS OF THE FLASH TYPE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
08777604
|
Filing Dt:
|
12/31/1996
|
|
Title:
|
METHOD AND APPARATUS FOR MOUNTING A VERY LARGE SCALE INTEGRATION (VLSI) CHIP TO A COMPUTER CHASSIS FOR COOLING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1999
|
Application #:
|
08777653
|
Filing Dt:
|
12/31/1996
|
|
Title:
|
METHOD FOR FORMING SPACERS ON A DISPLAY SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/1998
|
Application #:
|
08777797
|
Filing Dt:
|
12/31/1996
|
|
Title:
|
PROCESS FOR MANUFACTURING A PRASEODYMIUM OXIDE-AND CONTAINING BASEPLATE FOR USE INFIELD EMISSION DISPLAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08777822
|
Filing Dt:
|
12/31/1996
|
|
Title:
|
HIGH SPEED TEMPORARY PACKAGE AND INTERCONNECT FOR TESTING SEMICONDUCTOR DICE AND METHOD OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
08778015
|
Filing Dt:
|
12/31/1996
|
|
Title:
|
APPRATUS FOR PERFORMING A USER REQUESTED RESET DURING ALGORITHM EXECUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
08778192
|
Filing Dt:
|
01/02/1997
|
|
Title:
|
METHOD AND APPARATUS FOR CONNECTING EXPANSION BUSES TO A PERIPHERAL COMPONENT INTERCONNECT BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/1998
|
Application #:
|
08778305
|
Filing Dt:
|
01/02/1997
|
|
Title:
|
METHOD AND APPARATUS FOR VERIFYING THE INSTALLATION OF STRAPPING DEVICES ON A CIRCUIT BOARD ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/1999
|
Application #:
|
08778324
|
Filing Dt:
|
01/02/1997
|
|
Title:
|
REMOVAL OF POLYIMIDE FROM DIES AND WAFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1999
|
Application #:
|
08778615
|
Filing Dt:
|
01/06/1997
|
|
Title:
|
SYSTEM AND METHOD FOR SELECTING SHORTED WORDLINES OF AN ARRAY HAVING DUAL WORDLINE DRIVERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/1999
|
Application #:
|
08778886
|
Filing Dt:
|
01/03/1997
|
|
Title:
|
VARIABLE BIT WIDTH CACHE MEMORY ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1999
|
Application #:
|
08779036
|
Filing Dt:
|
01/06/1997
|
|
Title:
|
HIGH-SPEED TEST SYSTEM FOR A MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/1999
|
Application #:
|
08779405
|
Filing Dt:
|
01/07/1997
|
|
Title:
|
METHOD FOR FORMATION OF A SELF-ALIGNED N-WELL FOR ISOLATED FIELD EMISSION DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08779465
|
Filing Dt:
|
01/07/1997
|
|
Title:
|
METHOD FOR LOW POWER WIRELESS KEYBOARD THAT DETECTS A HOST COMPUTER QUERY FOR THE STATE OF A KEY THEN POWERS UP TO DETERMINE AND TRANSMIT BACK THE STATE OF THAT KEY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/1997
|
Application #:
|
08779478
|
Filing Dt:
|
01/07/1997
|
|
Title:
|
VOLTAGE REGULATOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/1999
|
Application #:
|
08779578
|
Filing Dt:
|
01/07/1997
|
|
Title:
|
APPARATUS FOR INDICATING POWER-CONSUMPTION STATUS IN A COMPUTER SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
08779590
|
Filing Dt:
|
01/07/1997
|
|
Title:
|
MICROPOINT SWITCH FOR USE WITH FIELD EMISSION DISPLAY AND METHOD FOR MAKING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
08779602
|
Filing Dt:
|
01/07/1997
|
|
Title:
|
LOW TEMPERATURE SUB-ATMOSPHERIC OZONE OXIDATION PROCESS FOR MAKING THIN GATE OXIDES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
08779603
|
Filing Dt:
|
01/07/1997
|
|
Title:
|
MATRIX ADDRESSABLE DISPLAY HAVING PULSED CURRENT CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/1998
|
Application #:
|
08780053
|
Filing Dt:
|
12/23/1996
|
|
Title:
|
INPUT DELAY CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
08780235
|
Filing Dt:
|
01/08/1997
|
|
Title:
|
METHOD OF FORMING A FIELD EFFECT TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
08780422
|
Filing Dt:
|
01/07/1997
|
|
Title:
|
DEVICE AND METHOD FOR PROTECTING AN INTEGRATED CIRCUIT DURING AN ESD EVENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/1999
|
Application #:
|
08780624
|
Filing Dt:
|
01/08/1997
|
|
Title:
|
APPARATUS AND METHOD FOR PROGRAMMING VOLTAGE PROTECTION IN A NON-VOLATILE MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
08780675
|
Filing Dt:
|
01/08/1997
|
|
Title:
|
METHOD AND APPARATUS FOR DYNAMIC LOCATION AND CONTROL OF PROCESSOR RESOURCES TO INCREASE RESOLUTION OF DATA DEPENDENCY STALLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
08781830
|
Filing Dt:
|
01/10/1997
|
|
Title:
|
FLAT PANEL DISPLAY ANODE THAT REDUCES THE REFLECTANCE OF AMBIENT LIGHT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
08783044
|
Filing Dt:
|
01/15/1997
|
|
Title:
|
CURRENT MONITOR FOR FIELD EMISSION DISPLAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
08784362
|
Filing Dt:
|
01/17/1997
|
|
Title:
|
HIGH SPEED IC PACKAGE CONFIGURATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
08784967
|
Filing Dt:
|
01/16/1997
|
|
Title:
|
FABRICATION OF NATURAL TRANSISTORS IN A NONVOLATILE MEMORY PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
08785341
|
Filing Dt:
|
01/17/1997
|
|
Title:
|
METHOD OF FORMING AN ELECTRICALLY CONDUCTIVE CONTACT PLUG, METHOD OF FORMING A REACTIVE OR DIFFUSION BARRIER LAYER OVER A SUBSTRATE, INTEGRATED CIRCUITRY, AND METHOD OF FORMING A LAYER OF TITANIUM BORIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08785353
|
Filing Dt:
|
01/17/1997
|
|
Title:
|
METHOD FOR SORTING INTEGRATED CIRCUIT DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
08785720
|
Filing Dt:
|
01/17/1997
|
|
Title:
|
SPECIALIZED PHOSPHORS PREPARED BY A MULTI-STAGE GRINDING AND FIRING SEQUENCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
08786481
|
Filing Dt:
|
01/21/1997
|
|
Title:
|
STRUCTURE FOR ISOLATING A JUNCTION FROM AN ADJACENT ISOLATION STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/1999
|
Application #:
|
08786745
|
Filing Dt:
|
01/24/1997
|
|
Title:
|
METHOD AND APPARATUS FOR PACKAGING FLIP CHIP BARE DIE ON PRINTED CIRCUIT BOARDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1999
|
Application #:
|
08787017
|
Filing Dt:
|
01/29/1997
|
|
Title:
|
HIGH CURRENT ION IMPLANTER AND METHOD OF ION IMPLANT BY THE IMPLANTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1998
|
Application #:
|
08787149
|
Filing Dt:
|
01/22/1997
|
|
Title:
|
SDRAM CLOCKING TEST MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/1999
|
Application #:
|
08787205
|
Filing Dt:
|
01/22/1997
|
|
Title:
|
PROCESS FOR SELECTIVELY ETCHING SILICON NITRIDE IN THE PRESENCE OF SILICON OXIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/1999
|
Application #:
|
08787453
|
Filing Dt:
|
01/22/1997
|
|
Title:
|
USE OF A PLASMA SOURCE TO FORM A LAYER DURING THE FORMATION OF A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08787494
|
Filing Dt:
|
01/21/1997
|
|
Title:
|
BOOST REGULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
08787865
|
Filing Dt:
|
01/23/1997
|
|
Title:
|
METHOD FOR CALIBRATING A DIGITAL CAMERA TO A PC MONITOR TO ENHANCE PICTURE QUALITY OF A PICTURE CAPTURED BY THE DIGITAL CAMERA AND DISPLAYED ON THE PC MONITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1998
|
Application #:
|
08787907
|
Filing Dt:
|
01/23/1997
|
|
Title:
|
ERASE VOLTAGE CONTROL CIRCUIT FOR AN ELECTRICALLY ERASABLE NON-VOLATILE MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
08788004
|
Filing Dt:
|
01/24/1997
|
|
Title:
|
MULTICHIP MODULE ASSEMBLY HAVING VIA CONTACTS AND METHOD OF MAKING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
08788087
|
Filing Dt:
|
01/22/1997
|
|
Title:
|
METHOD OF FORMING CAPACITOR WHILE PROCTECTING DIELECTRIC FROM ETCHANTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
08788209
|
Filing Dt:
|
01/24/1997
|
|
Title:
|
FLIP CHIP TECHNIQUE FOR CHIP ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1998
|
Application #:
|
08788530
|
Filing Dt:
|
01/24/1997
|
|
Title:
|
METHOD FOR ERASING AN ELECTRICALLY PROGRAMMABLE AND ERASABLE NON-VOLATILE MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
08788849
|
Filing Dt:
|
01/27/1997
|
|
Title:
|
METHOD FOR PRESERVING AND DISPLAYING TEXT ON A PC BIOS BOOT SCREEN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/1999
|
Application #:
|
08789269
|
Filing Dt:
|
01/28/1997
|
|
Title:
|
METHOD AND APPARATUS FOR FILLING A GAP BETWEEN SPACED LAYERS OF A SEMICONDUCTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
08789761
|
Filing Dt:
|
01/28/1997
|
|
Title:
|
MEMORY SYSTEM HAVING PROGRAMMABLE FLOW CONTROL REGISTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2001
|
Application #:
|
08790279
|
Filing Dt:
|
01/28/1997
|
|
Title:
|
HIGH PRESSURE ANNEALS OF INTEGRATED CIRCUIT STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1998
|
Application #:
|
08790375
|
Filing Dt:
|
01/28/1997
|
|
Title:
|
DRAM ARCHITECTURE WITH COMBINED SENSE AMPLIFIER PITCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/1998
|
Application #:
|
08790377
|
Filing Dt:
|
01/28/1997
|
|
Title:
|
REGRESSIVE DRIVE SENSE AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
08790463
|
Filing Dt:
|
01/29/1997
|
|
Title:
|
ERROR CORRECTION CHIP FOR MEMORY APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/1998
|
Application #:
|
08790500
|
Filing Dt:
|
01/29/1997
|
|
Title:
|
FLASH MEMORY WITH NANOCRYSTALLINE SILICON FILM FLOATING GATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08790603
|
Filing Dt:
|
01/29/1997
|
|
Title:
|
FLASH MEMORY WITH MICROCRYSTALLINE SILICON CARBIDE FILM FLOATING GATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08790832
|
Filing Dt:
|
01/30/1997
|
|
Title:
|
ZERO CONSUMPTION POWER-ON-RESET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/1998
|
Application #:
|
08790902
|
Filing Dt:
|
01/29/1997
|
|
Title:
|
DIFFERENTIAL FLASH MEMORY CELL AND METHOD FOR PROGRAMMING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/1998
|
Application #:
|
08790903
|
Filing Dt:
|
01/29/1997
|
|
Title:
|
MULTI-STATE FLASH MEMORY CELL AND METHOD FOR PROGRAMMING SINGLE ELECTRON DIFFERENCES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
08790906
|
Filing Dt:
|
01/29/1997
|
|
Title:
|
METHOD AND INTEGRATED CIRCUIT STRUCTURE FOR PREVENTING LATCH-UP IN CMOS INTEGRATED CIRCUIT DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/1999
|
Application #:
|
08791039
|
Filing Dt:
|
01/29/1997
|
|
Title:
|
COMPLIANT CONTACT INTEGRATOR
|
|
