skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:038669/0001   Pages: 961
Recorded: 05/12/2016
Attorney Dkt #:4816.228
Conveyance: SECURITY INTEREST (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
05/27/2008
Application #:
11262275
Filing Dt:
10/28/2005
Publication #:
Pub Dt:
05/03/2007
Title:
SYSTEM AND METHOD FOR CONTROLLING TIMING OF OUTPUT SIGNALS
2
Patent #:
Issue Dt:
02/02/2010
Application #:
11263254
Filing Dt:
10/31/2005
Publication #:
Pub Dt:
05/03/2007
Title:
RECESSED CHANNEL NEGATIVE DIFFERENTIAL RESISTANCE-BASED MEMORY CELL
3
Patent #:
Issue Dt:
07/08/2008
Application #:
11263398
Filing Dt:
10/31/2005
Publication #:
Pub Dt:
03/09/2006
Title:
MODULE ASSEMBLY AND METHOD FOR STACKED BGA PACKAGES
4
Patent #:
Issue Dt:
07/15/2008
Application #:
11263426
Filing Dt:
10/31/2005
Publication #:
Pub Dt:
03/09/2006
Title:
MODULE ASSEMBLY FOR STACKED BGA PACKAGES
5
Patent #:
Issue Dt:
08/05/2008
Application #:
11263509
Filing Dt:
10/31/2005
Publication #:
Pub Dt:
03/23/2006
Title:
ASSEMBLY FOR STACKED BGA PACKAGES
6
Patent #:
Issue Dt:
04/13/2010
Application #:
11263885
Filing Dt:
11/01/2005
Publication #:
Pub Dt:
05/03/2007
Title:
PROCESS FOR INCREASING FEATURE DENSITY DURING THE MANUFACTURE OF A SEMICONDUCTOR DEVICE
7
Patent #:
Issue Dt:
06/02/2009
Application #:
11264091
Filing Dt:
11/02/2005
Publication #:
Pub Dt:
05/03/2007
Title:
ELECTRICALLY REWRITABLE NON-VOLATILE MEMORY ELEMENT AND METHOD OF MANUFACTURING THE SAME
8
Patent #:
Issue Dt:
09/25/2007
Application #:
11264120
Filing Dt:
11/01/2005
Publication #:
Pub Dt:
03/09/2006
Title:
HIGH SPEED REDUNDANT DATA SENSING METHOD AND APPARATUS
9
Patent #:
Issue Dt:
09/15/2009
Application #:
11264129
Filing Dt:
11/02/2005
Publication #:
Pub Dt:
05/03/2007
Title:
ELECTRICALLY REWRITABLE NON-VOLATILE MEMORY ELEMENT AND METHOD OF MANUFACTURING THE SAME
10
Patent #:
Issue Dt:
08/11/2009
Application #:
11264965
Filing Dt:
11/02/2005
Publication #:
Pub Dt:
03/16/2006
Title:
METHODS OF FORMING SEMICONDUCTOR PACKAGES
11
Patent #:
Issue Dt:
08/28/2007
Application #:
11264972
Filing Dt:
11/02/2005
Publication #:
Pub Dt:
03/16/2006
Title:
SEMICONDUCTOR PACKAGES
12
Patent #:
Issue Dt:
03/02/2010
Application #:
11265275
Filing Dt:
11/03/2005
Publication #:
Pub Dt:
05/03/2007
Title:
ELECTRICALLY REWRITABLE NON-VOLATILE MEMORY ELEMENT AND METHOD OF MANUFACTURING THE SAME
13
Patent #:
Issue Dt:
09/11/2007
Application #:
11265350
Filing Dt:
11/02/2005
Publication #:
Pub Dt:
03/16/2006
Title:
A METHOD OF FABRICATING A SEMICONDUCTOR DIE PACKAGE HAVING IMPROVED INDUCTANCE CHARACTERISTICS
14
Patent #:
Issue Dt:
10/16/2007
Application #:
11265449
Filing Dt:
11/02/2005
Publication #:
Pub Dt:
04/27/2006
Title:
ELECTRO- AND ELECTROLESS PLATING OF METAL IN THE MANUFACTURE OF PCRAM DEVICES
15
Patent #:
Issue Dt:
09/04/2007
Application #:
11265750
Filing Dt:
11/02/2005
Publication #:
Pub Dt:
03/30/2006
Title:
ELECTRO-AND ELECTROLESS PLATING OF METAL IN THE MANUFACTURE OF PCRAM DEVICES
16
Patent #:
Issue Dt:
03/31/2009
Application #:
11266622
Filing Dt:
11/02/2005
Publication #:
Pub Dt:
05/03/2007
Title:
HIGH SPEED DIGITAL SIGNAL INPUT BUFFER AND METHOD USING PULSED POSITIVE FEEDBACK
17
Patent #:
Issue Dt:
09/12/2006
Application #:
11266837
Filing Dt:
11/04/2005
Publication #:
Pub Dt:
03/23/2006
Title:
METHODS FOR CREATING ELECTROPHORETICALLY INSULATED VIAS IN SEMICONDUCTIVE SUBSTRATES
18
Patent #:
Issue Dt:
04/21/2009
Application #:
11266914
Filing Dt:
11/04/2005
Publication #:
Pub Dt:
03/30/2006
Title:
LOW K INTERLEVEL DIELECTRIC LAYER FABRICATION METHODS
19
Patent #:
Issue Dt:
03/06/2007
Application #:
11266972
Filing Dt:
11/04/2005
Publication #:
Pub Dt:
03/23/2006
Title:
STACKED DIE MODULE AND TECHNIQUES FOR FORMING A STACKED DIE MODULE
20
Patent #:
Issue Dt:
06/26/2007
Application #:
11267009
Filing Dt:
11/04/2005
Publication #:
Pub Dt:
03/16/2006
Title:
TECHNIQUE TO CONTROL TUNNELING CURRENTS IN DRAM CAPACITORS, CELLS, AND DEVICES
21
Patent #:
Issue Dt:
12/02/2008
Application #:
11268095
Filing Dt:
11/07/2005
Publication #:
Pub Dt:
03/16/2006
Title:
STACKABLE BALL GRID ARRAY
22
Patent #:
Issue Dt:
04/17/2007
Application #:
11268884
Filing Dt:
11/08/2005
Publication #:
Pub Dt:
03/16/2006
Title:
PROJECTED CONTACT STRUCTURES FOR ENGAGING BUMPED SEMICONDUCTOR DEVICES AND METHODS OF MAKING THE SAME
23
Patent #:
Issue Dt:
01/09/2007
Application #:
11269053
Filing Dt:
11/08/2005
Publication #:
Pub Dt:
03/23/2006
Title:
PROJECTED CONTACT STRUCTURES FOR ENGAGING BUMPED SEMICONDUCTOR DEVICES AND METHODS OF MAKING THE SAME
24
Patent #:
Issue Dt:
06/01/2010
Application #:
11269069
Filing Dt:
11/07/2005
Publication #:
Pub Dt:
03/09/2006
Title:
WAFER BACK SIDE COATING TO BALANCE STRESS FROM PASSIVATION LAYER ON FRONT OF WAFER AND BE USED AS DIE ATTACH ADHESIVE
25
Patent #:
Issue Dt:
08/04/2009
Application #:
11269085
Filing Dt:
11/07/2005
Publication #:
Pub Dt:
03/02/2006
Title:
RESILIENT CONTACT PROBES
26
Patent #:
Issue Dt:
11/04/2008
Application #:
11269247
Filing Dt:
11/07/2005
Publication #:
Pub Dt:
03/16/2006
Title:
MEMORY CONTROLLER METHOD AND SYSTEM COMPENSATING FOR MEMORY CELL DATA LOSSES
27
Patent #:
Issue Dt:
09/23/2008
Application #:
11269248
Filing Dt:
11/07/2005
Publication #:
Pub Dt:
03/30/2006
Title:
MEMORY CONTROLLER METHOD AND SYSTEM COMPENSATING FOR MEMORY CELL DATA LOSSES
28
Patent #:
Issue Dt:
11/04/2008
Application #:
11269403
Filing Dt:
11/07/2005
Publication #:
Pub Dt:
03/16/2006
Title:
MEMORY CONTROLLER METHOD AND SYSTEM COMPENSATING FOR MEMORY CELL DATA LOSSES
29
Patent #:
Issue Dt:
05/12/2009
Application #:
11270308
Filing Dt:
11/09/2005
Publication #:
Pub Dt:
06/08/2006
Title:
CHARGE-PUMP DEVICE WITH INCREASED CURRENT OUTPUT
30
Patent #:
NONE
Issue Dt:
Application #:
11270914
Filing Dt:
11/10/2005
Publication #:
Pub Dt:
03/16/2006
Title:
Multifrequency plasma reactor and method of etching
31
Patent #:
Issue Dt:
12/18/2007
Application #:
11271024
Filing Dt:
11/10/2005
Publication #:
Pub Dt:
05/10/2007
Title:
LOCAL DIGIT LINE ARCHITECTURE AND METHOD FOR MEMORY DEVICES HAVING MULTI-BIT OR LOW CAPACITANCE MEMORY CELLS
32
Patent #:
Issue Dt:
05/05/2009
Application #:
11271544
Filing Dt:
11/10/2005
Publication #:
Pub Dt:
03/23/2006
Title:
CIRCUIT AND METHOD FOR REDUCING NOISE INTERFERENCE IN DIGITAL DIFFERENTIAL INPUT RECEIVERS
33
Patent #:
Issue Dt:
11/24/2009
Application #:
11271778
Filing Dt:
11/10/2005
Publication #:
Pub Dt:
05/10/2007
Title:
PROCESSOR MULTI-PARTITION SECURITY ARCHITECTURE
34
Patent #:
Issue Dt:
05/26/2009
Application #:
11273622
Filing Dt:
11/15/2005
Publication #:
Pub Dt:
07/13/2006
Title:
PARITY BIT SYSTEM FOR A CAM
35
Patent #:
Issue Dt:
09/25/2007
Application #:
11273820
Filing Dt:
11/14/2005
Publication #:
Pub Dt:
09/14/2006
Title:
CONDITIONING OF A REACTION CHAMBER
36
Patent #:
Issue Dt:
05/20/2008
Application #:
11274622
Filing Dt:
11/14/2005
Publication #:
Pub Dt:
05/17/2007
Title:
STRUCTURED, ELECTRICALLY-FORMED FLOATING GATE FOR FLASH MEMORIES
37
Patent #:
Issue Dt:
09/18/2007
Application #:
11274727
Filing Dt:
11/14/2005
Publication #:
Pub Dt:
03/23/2006
Title:
SEMICONDUCTOR CONSTRUCTIONS
38
Patent #:
Issue Dt:
04/21/2009
Application #:
11275085
Filing Dt:
12/08/2005
Publication #:
Pub Dt:
06/21/2007
Title:
INTEGRATED CIRCUIT INSULATORS AND RELATED METHODS
39
Patent #:
Issue Dt:
04/08/2008
Application #:
11275809
Filing Dt:
01/30/2006
Publication #:
Pub Dt:
06/15/2006
Title:
METHOD AND APPARATUS FOR DATA TRANSFER
40
Patent #:
Issue Dt:
11/18/2008
Application #:
11276477
Filing Dt:
03/01/2006
Publication #:
Pub Dt:
09/06/2007
Title:
MEMORY WITH WEIGHTED MULTI-PAGE READ
41
Patent #:
Issue Dt:
10/14/2008
Application #:
11276480
Filing Dt:
03/01/2006
Publication #:
Pub Dt:
09/06/2007
Title:
NAND MEMORY DEVICE COLUMN CHARGING
42
Patent #:
Issue Dt:
02/03/2009
Application #:
11276719
Filing Dt:
03/10/2006
Publication #:
Pub Dt:
09/13/2007
Title:
DIE LOSS ESTIMATION USING UNIVERSAL IN-LINE METRIC (UILM)
43
Patent #:
Issue Dt:
04/08/2008
Application #:
11277222
Filing Dt:
03/22/2006
Publication #:
Pub Dt:
07/13/2006
Title:
ELECTRICAL DEVICES WITH MULTI-WALLED RECESSES
44
Patent #:
Issue Dt:
03/23/2010
Application #:
11277292
Filing Dt:
03/23/2006
Publication #:
Pub Dt:
09/27/2007
Title:
METHOD OF PACKAGING INTEGRATED CIRCUIT DEVICES USING PREFORMED CARRIER
45
Patent #:
Issue Dt:
03/31/2009
Application #:
11277338
Filing Dt:
03/23/2006
Publication #:
Pub Dt:
09/27/2007
Title:
DIE BASED TRIMMING
46
Patent #:
Issue Dt:
12/09/2008
Application #:
11277436
Filing Dt:
03/24/2006
Publication #:
Pub Dt:
09/27/2007
Title:
MEMORY DEVICE WITH VARIABLE TRIM SETTINGS
47
Patent #:
Issue Dt:
09/25/2007
Application #:
11279378
Filing Dt:
04/11/2006
Publication #:
Pub Dt:
10/12/2006
Title:
NON-VOLATILE MEMORY ELECTRONIC DEVICE WITH NAND STRUCTURE BEING MONOLITHICALLY INTEGRATED ON SEMICONDUCTOR
48
Patent #:
Issue Dt:
07/08/2008
Application #:
11279381
Filing Dt:
04/11/2006
Publication #:
Pub Dt:
12/07/2006
Title:
NON-VOLATILE MEMORY ELECTRONIC DEVICE WITH NAND STRUCTURE BEING MONOLITHICALLY INTEGRATED ON SEMICONDUCTOR
49
Patent #:
Issue Dt:
11/13/2007
Application #:
11279384
Filing Dt:
04/11/2006
Publication #:
Pub Dt:
10/12/2006
Title:
INTEGRATED ELECTRONIC NON-VOLATILE MEMORY DEVICE HAVING NAND STRUCTURE
50
Patent #:
Issue Dt:
09/02/2014
Application #:
11279385
Filing Dt:
04/11/2006
Publication #:
Pub Dt:
10/26/2006
Title:
NON-VOLATILE ELECTRONIC MEMORY DEVICE WITH NAND STRUCTURE BEING MONOLITHICALLY INTEGRATED ON SEMICONDUCTOR
51
Patent #:
Issue Dt:
12/04/2007
Application #:
11279663
Filing Dt:
04/13/2006
Publication #:
Pub Dt:
11/02/2006
Title:
METHOD AND CIRCUIT FOR SIMULTANEOUSLY PROGRAMMING MEMORY CELLS
52
Patent #:
Issue Dt:
11/03/2009
Application #:
11280469
Filing Dt:
11/16/2005
Publication #:
Pub Dt:
03/30/2006
Title:
FLASH DEVICE SECURITY METHOD UTILIZING A CHECK REGISTER
53
Patent #:
Issue Dt:
10/30/2007
Application #:
11280648
Filing Dt:
11/16/2005
Publication #:
Pub Dt:
03/30/2006
Title:
MOLDED STIFFENER FOR THIN SUBSTRATES
54
Patent #:
Issue Dt:
06/17/2008
Application #:
11280803
Filing Dt:
11/16/2005
Publication #:
Pub Dt:
06/22/2006
Title:
METHOD FOR CONFIGURING A VOLTAGE REGULATOR
55
Patent #:
Issue Dt:
01/16/2007
Application #:
11281123
Filing Dt:
11/17/2005
Publication #:
Pub Dt:
05/25/2006
Title:
BANDGAP REFERENCE CIRCUIT WITH A SHARED RESISTIVE NETWORK
56
Patent #:
Issue Dt:
07/03/2007
Application #:
11282893
Filing Dt:
11/18/2005
Publication #:
Pub Dt:
04/13/2006
Title:
METHODS FOR MARKING A BARE SEMICONDUCTOR DIE INCLUDING APPLYING A TAPE HAVING ENERGY-MARKABLE PROPERTIES
57
Patent #:
Issue Dt:
04/07/2009
Application #:
11282922
Filing Dt:
11/18/2005
Publication #:
Pub Dt:
04/13/2006
Title:
METHODS RELATING TO SINGULATING SEMICONDUCTOR WAFERS AND WAFER SCALE ASSEMBLIES
58
Patent #:
Issue Dt:
12/26/2006
Application #:
11283015
Filing Dt:
11/18/2005
Publication #:
Pub Dt:
04/13/2006
Title:
DIELECTRIC PLUG IN MOSFETS TO SUPPRESS SHORT-CHANNEL EFFECTS
59
Patent #:
Issue Dt:
11/11/2008
Application #:
11285897
Filing Dt:
11/23/2005
Publication #:
Pub Dt:
04/13/2006
Title:
METHODS OF FORMING A CONTACT OPENING IN A SEMICONDUCTOR ASSEMBLY USING A DISPOSABLE HARD MASK
60
Patent #:
Issue Dt:
05/05/2009
Application #:
11285967
Filing Dt:
11/22/2005
Publication #:
Pub Dt:
04/20/2006
Title:
SCALABLE GATE AND STORAGE DIELECTRIC
61
Patent #:
Issue Dt:
02/19/2008
Application #:
11286670
Filing Dt:
11/23/2005
Publication #:
Pub Dt:
05/11/2006
Title:
HIGH DENSITY MEMORY DEVICES HAVING IMPROVED CHANNEL WIDTHS AND CELL SIZE
62
Patent #:
Issue Dt:
06/05/2007
Application #:
11286918
Filing Dt:
11/23/2005
Publication #:
Pub Dt:
04/13/2006
Title:
MRAM Integrated Circuits, MRAM Circuits, and System for Testing MRAM Integrated Circuits
63
Patent #:
Issue Dt:
05/29/2007
Application #:
11287038
Filing Dt:
11/23/2005
Publication #:
Pub Dt:
04/20/2006
Title:
INTEGRATED CIRCUIT DEVICE HAVING NON-LINEAR ACTIVE AREA PILLARS
64
Patent #:
Issue Dt:
07/24/2007
Application #:
11287417
Filing Dt:
11/23/2005
Publication #:
Pub Dt:
04/20/2006
Title:
NON-VOLATILE MEMORY WITH TEST ROWS FOR DISTURB DETECTION
65
Patent #:
Issue Dt:
06/05/2007
Application #:
11288428
Filing Dt:
11/29/2005
Publication #:
Pub Dt:
06/29/2006
Title:
HIGH SPEED WORDLINE DECODER FOR DRIVING A LONG WORDLINE
66
Patent #:
Issue Dt:
09/25/2007
Application #:
11288717
Filing Dt:
11/29/2005
Publication #:
Pub Dt:
05/31/2007
Title:
COMPARATOR CIRCUIT
67
Patent #:
Issue Dt:
11/18/2008
Application #:
11288816
Filing Dt:
11/29/2005
Publication #:
Pub Dt:
05/31/2007
Title:
CARBON NANOTUBE FIELD EFFECT TRANSISTOR AND METHODS FOR MAKING SAME
68
Patent #:
Issue Dt:
06/12/2007
Application #:
11289127
Filing Dt:
11/29/2005
Publication #:
Pub Dt:
04/13/2006
Title:
HIGH DENSITY MEMORY ARRAY HAVING INCREASED CHANNEL WIDTHS
69
Patent #:
Issue Dt:
06/19/2007
Application #:
11289336
Filing Dt:
11/30/2005
Publication #:
Pub Dt:
06/01/2006
Title:
SEMICONDUCTOR DEVICE HAVING A CYLINDRICAL CAPACITOR AND METHOD FOR MANUFACTURING THE SAME USING A TWO-LAYER STRUCTURE AND ETCHING TO PREVENT BLOCKAGE
70
Patent #:
Issue Dt:
04/13/2010
Application #:
11290509
Filing Dt:
12/01/2005
Publication #:
Pub Dt:
06/15/2006
Title:
SEMICONDUCTOR DEVICE COMPRISING A MEMORY PORTION AND A PERIPHERAL CIRCUIT PORTION
71
Patent #:
Issue Dt:
11/08/2011
Application #:
11291176
Filing Dt:
11/30/2005
Publication #:
Pub Dt:
04/13/2006
Title:
SEMICONDUCTOR DEVICES INCLUDING DAMASCENE TRENCHES WITH CONDUCTIVE STRUCTURES
72
Patent #:
Issue Dt:
05/20/2008
Application #:
11291780
Filing Dt:
12/02/2005
Publication #:
Pub Dt:
06/08/2006
Title:
STACKED-TYPE SEMICONDUCTOR PACKAGE
73
Patent #:
Issue Dt:
09/11/2007
Application #:
11292028
Filing Dt:
12/01/2005
Publication #:
Pub Dt:
04/20/2006
Title:
SEMICONDUCTOR SUBSTRATE HAVING FIRST AND SECOND PAIRS OF WORD LINES
74
Patent #:
Issue Dt:
01/24/2012
Application #:
11293245
Filing Dt:
12/05/2005
Publication #:
Pub Dt:
04/20/2006
Title:
METHOD OF FORMING PIXEL CELL HAVING A GRATED INTERFACE
75
Patent #:
Issue Dt:
04/10/2007
Application #:
11293333
Filing Dt:
12/02/2005
Publication #:
Pub Dt:
04/20/2006
Title:
PROCESS FOR MONITORING MEASURING DEVICE PERFORMANCE
76
Patent #:
Issue Dt:
04/24/2007
Application #:
11293634
Filing Dt:
12/02/2005
Publication #:
Pub Dt:
04/20/2006
Title:
MEASURE-CONTROLLED DELAY CIRCUITS WITH REDUCED PHASE ERROR
77
Patent #:
Issue Dt:
10/02/2007
Application #:
11293760
Filing Dt:
12/02/2005
Publication #:
Pub Dt:
04/20/2006
Title:
FLASH CELL FUSE CIRCUIT
78
Patent #:
Issue Dt:
05/15/2007
Application #:
11293946
Filing Dt:
12/05/2005
Publication #:
Pub Dt:
04/20/2006
Title:
APPARATUS AND METHOD FOR SEMICONDUCTOR DEVICE REPAIR WITH REDUCED NUMBER OF PROGRAMMABLE ELEMENTS
79
Patent #:
Issue Dt:
05/01/2007
Application #:
11294729
Filing Dt:
12/05/2005
Title:
LINE AMPLIFIER TO SUPPLEMENT LINE DRIVER IN AN INTEGRATED CIRCUIT
80
Patent #:
Issue Dt:
04/19/2011
Application #:
11295445
Filing Dt:
12/07/2005
Publication #:
Pub Dt:
06/07/2007
Title:
METHOD AND APPARATUS PROVIDING NOISE REDUCTION WHILE PRESERVING EDGES FOR IMAGERS
81
Patent #:
Issue Dt:
12/11/2007
Application #:
11296057
Filing Dt:
12/07/2005
Publication #:
Pub Dt:
06/07/2007
Title:
SEMICONDUCTOR COMPONENTS HAVING THROUGH WIRE INTERCONNECTS (TWI)
82
Patent #:
Issue Dt:
11/04/2008
Application #:
11297181
Filing Dt:
12/08/2005
Publication #:
Pub Dt:
04/27/2006
Title:
DELAY STAGE-INTERWEAVED ANALOG DLL/PLL
83
Patent #:
Issue Dt:
02/10/2009
Application #:
11297184
Filing Dt:
12/08/2005
Publication #:
Pub Dt:
04/27/2006
Title:
DELAY STAGE-INTERWEAVED ANALOG DLL/PLL
84
Patent #:
Issue Dt:
11/10/2009
Application #:
11297567
Filing Dt:
12/08/2005
Publication #:
Pub Dt:
06/14/2007
Title:
LANTHANIDE YTTRIUM ALUMINUM OXIDE DIELECTRIC FILMS
85
Patent #:
Issue Dt:
07/14/2009
Application #:
11297613
Filing Dt:
12/08/2005
Publication #:
Pub Dt:
04/27/2006
Title:
METHOD AND APPARATUS FOR TESTING A MEMORY DEVICE WITH COMPRESSED DATA USING A SINGLE OUTPUT
86
Patent #:
Issue Dt:
09/22/2009
Application #:
11297741
Filing Dt:
12/08/2005
Publication #:
Pub Dt:
06/14/2007
Title:
HAFNIUM TANTALUM TITANIUM OXIDE FILMS
87
Patent #:
Issue Dt:
06/03/2008
Application #:
11297768
Filing Dt:
12/08/2005
Publication #:
Pub Dt:
04/27/2006
Title:
DELAY STAGE-INTERWEAVED ANALOG DLL/PLL
88
Patent #:
Issue Dt:
04/08/2008
Application #:
11297901
Filing Dt:
12/08/2005
Publication #:
Pub Dt:
06/14/2007
Title:
SYSTEM AND METHOD FOR TESTING INTEGRATED CIRCUIT TIMING MARGINS
89
Patent #:
Issue Dt:
04/29/2008
Application #:
11298013
Filing Dt:
12/09/2005
Publication #:
Pub Dt:
06/14/2007
Title:
SINGLE LEVEL CELL PROGRAMMING IN A MULTIPLE LEVEL CELL NON-VOLATILE MEMORY DEVICE
90
Patent #:
Issue Dt:
10/16/2007
Application #:
11298163
Filing Dt:
12/08/2005
Publication #:
Pub Dt:
06/14/2007
Title:
SYSTEM AND METHOD FOR TESTING WRITE STROBE TIMING MARGINS IN MEMORY DEVICE
91
Patent #:
Issue Dt:
11/13/2007
Application #:
11298614
Filing Dt:
12/12/2005
Publication #:
Pub Dt:
06/14/2007
Title:
METHOD AND APPARATUS PROCESSING VARIABLE RESISTANCE MEMORY CELL WRITE OPERATION
92
Patent #:
Issue Dt:
01/27/2009
Application #:
11298884
Filing Dt:
12/09/2005
Publication #:
Pub Dt:
06/14/2007
Title:
ENHANCED MULTI-BIT NON-VOLATILE MEMORY DEVICE WITH RESONANT TUNNEL BARRIER
93
Patent #:
Issue Dt:
05/15/2007
Application #:
11299225
Filing Dt:
12/09/2005
Publication #:
Pub Dt:
05/04/2006
Title:
DIE STACKING SCHEME
94
Patent #:
Issue Dt:
11/27/2007
Application #:
11299590
Filing Dt:
12/12/2005
Publication #:
Pub Dt:
06/15/2006
Title:
SENSE AMPLIFIER CIRCUITRY AND ARCHITECTURE TO WRITE DATA INTO AND/OR READ FROM MEMORY CELLS
95
Patent #:
Issue Dt:
01/09/2007
Application #:
11299868
Filing Dt:
12/12/2005
Publication #:
Pub Dt:
05/04/2006
Title:
MEMORY REDUNDANCY PROGRAMMING
96
Patent #:
Issue Dt:
12/01/2009
Application #:
11299888
Filing Dt:
12/12/2005
Publication #:
Pub Dt:
08/30/2007
Title:
METHOD AND APPARATUS FOR HIGH RESOLUTION ZQ CALIBRATION
97
Patent #:
Issue Dt:
03/31/2009
Application #:
11300034
Filing Dt:
12/14/2005
Publication #:
Pub Dt:
05/18/2006
Title:
INTEGRATED CIRCUIT DESIGN USING CHARGE PUMP MODELING
98
Patent #:
Issue Dt:
01/15/2008
Application #:
11300053
Filing Dt:
12/14/2005
Publication #:
Pub Dt:
07/20/2006
Title:
ELECTRONIC MEMORY DEVICE HAVING HIGH DENSITY NON-VOLATILE MEMORY CELLS AND A REDUCED CAPACITIVE INTERFERENCE CELL-TO-CELL
99
Patent #:
Issue Dt:
09/22/2009
Application #:
11300145
Filing Dt:
12/14/2005
Publication #:
Pub Dt:
07/20/2006
Title:
ELECTRONIC MEMORY DEVICE HAVING HIGH INTEGRATION DENSITY NON-VOLATILE MEMORY CELLS AND A REDUCED CAPACITIVE COUPLING
100
Patent #:
Issue Dt:
12/01/2009
Application #:
11300151
Filing Dt:
12/13/2005
Publication #:
Pub Dt:
05/18/2006
Title:
MULTI-CHIP ELECTRONIC PACKAGE AND COOLING SYSTEM
Assignor
1
Exec Dt:
04/26/2016
Assignee
1
633 WEST FIFTH STREET, 24TH FLOOR
LOS ANGELES, CALIFORNIA 90071
Correspondence name and address
WSGR, C/O QUI LU, SENIOR PARALEGAL
650 PAGE MILL ROAD
FH 2-1 P12
PALO ALTO, CA 94304

Search Results as of: 05/14/2024 10:37 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT