|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08701879
|
Filing Dt:
|
08/23/1996
|
|
Title:
|
SYNCRONOUS DYNAMIC SEMICONDUCTOR MEMORY DEVICE USING PIPELINED MULTI-BIT PREFETCH ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08712875
|
Filing Dt:
|
09/12/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING EXTENDED MARGIN IN LATCHING INPUT SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08718266
|
Filing Dt:
|
09/20/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD FOR IMPROVED VOLTAGE RESISTANCE BETWEEN AN N-WELL AND N-TYPE DIFFUSION LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/1998
|
Application #:
|
08719880
|
Filing Dt:
|
09/25/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE CAPABLE OF STORING HIGH POTENTIAL LEVEL OF DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/1998
|
Application #:
|
08736402
|
Filing Dt:
|
10/24/1996
|
|
Title:
|
A SEMICONDUCTOR MEMORY DEVICE TEST CIRCUIT HAVING AN IMPROVED COMPARE SIGNAL GENERATOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08741285
|
Filing Dt:
|
10/30/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/1998
|
Application #:
|
08746440
|
Filing Dt:
|
11/08/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE CAPABLE OF REALIZING A MINIMUM MEMORY CELL AREA APPROXIMATE TO A THEORETICAL VALUE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/1998
|
Application #:
|
08748838
|
Filing Dt:
|
11/14/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1998
|
Application #:
|
08749855
|
Filing Dt:
|
11/15/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING DUMMY WIRING CONDUCTORS FOR SUPPRESSING HEAT-TREATMENT-INDUCED SHIFITNG
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2000
|
Application #:
|
08754623
|
Filing Dt:
|
11/21/1996
|
|
Title:
|
METHOD OF FABRICATING SEMICONDUCTOR DEVICES WITH CONTACT HOLES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1998
|
Application #:
|
08755410
|
Filing Dt:
|
11/22/1996
|
|
Title:
|
NON-VOLATILE SEMICONDUCTOR MEMORY HAVING A MEMORY CELL ARRAY DIVIDED INTO MEMORY CELL GROUPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
08756518
|
Filing Dt:
|
11/26/1996
|
|
Title:
|
MEMORY DEVICE USING BLOCK WRITE MODE, SIMULTANEOUS COLUMN WRITES WITH COLUMN ADDRESS SELECTION CIRCUIT AND SEGMENT START/STOP ADDRESS LATCHES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/1998
|
Application #:
|
08762883
|
Filing Dt:
|
12/12/1996
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND METHOD OF ACTIVATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08764105
|
Filing Dt:
|
12/06/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING LDD STRUCTURE WITH POCKET ON DRAIN SIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/1999
|
Application #:
|
08774907
|
Filing Dt:
|
12/27/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY AND PROCESS OF OPERATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
08782351
|
Filing Dt:
|
01/13/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND METHOD FOR MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1999
|
Application #:
|
08782400
|
Filing Dt:
|
01/13/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING A CONSTANT DELAY-TIME CICUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
08782945
|
Filing Dt:
|
01/13/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING MULTILEVEL WIRING WITH IMPRORED PLANARITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08785417
|
Filing Dt:
|
01/23/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING A LEAKAGE CURRENT REDUCTION MEANS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08788077
|
Filing Dt:
|
01/22/1997
|
|
Title:
|
SERIAL ACCESS MEMORY DEVICE INCLUDING MEMORY SECTIONS HAVING DIFFERENT LATENCIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
08788249
|
Filing Dt:
|
01/27/1997
|
|
Title:
|
SINGLE-CHIP MEMORY SYSTEM HAVING A REDUNDANCY JUDGING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08790800
|
Filing Dt:
|
01/30/1997
|
|
Title:
|
DATA TRANSFER SYSTEM FOR AN INTEGRATED CIRCUIT, CAPABLE OF SHORTENING A DATA TRANSFER CYCLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08797340
|
Filing Dt:
|
02/10/1997
|
|
Title:
|
METHOD OF FABRICATING SEMICONDUCTOR DEVICE USING HALF-TONE PHASE SHIFT MASK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2000
|
Application #:
|
08804352
|
Filing Dt:
|
02/21/1997
|
|
Title:
|
METHOD OF MANUFACTURING A CONTACT PLUG
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/29/2000
|
Application #:
|
08805229
|
Filing Dt:
|
02/24/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH SIMULTANEOUSLY WRITE CAPABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
08805273
|
Filing Dt:
|
02/25/1997
|
|
Title:
|
MANUFACTURING METHOD OF SEMICONDUCTOR MEMORY DEVICE HAVING A TRENCH GATE ELECTRODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08805564
|
Filing Dt:
|
02/25/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A SELF-ALIGNED TYPE CONTACT HOLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/1999
|
Application #:
|
08806420
|
Filing Dt:
|
02/26/1997
|
|
Title:
|
METHOD OF PRODUCING CYLINDRICAL STORAGE NODE OF STACKED CAPACITOR IN MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/1999
|
Application #:
|
08806512
|
Filing Dt:
|
02/24/1997
|
|
Title:
|
SMALL-SIZED MULTI-VALUED SEMICONDUCTOR MEMORY DEVICE WITH COUPLED CAPACITORS BETWEEN DIVIDED BIT LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1999
|
Application #:
|
08807692
|
Filing Dt:
|
02/28/1997
|
|
Title:
|
METHOD FOR FORMING CYLINDRICAL CAPACITOR LOWER PLATE IN SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/1998
|
Application #:
|
08808169
|
Filing Dt:
|
02/28/1997
|
|
Title:
|
METHOD OF CLEANING A SURFACE OF A SEMICONDUCTOR SUBSTRATE BY A HEAT TREATMENT IN AN INERT GAS ATMOSPHERE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08823001
|
Filing Dt:
|
03/21/1997
|
|
Title:
|
VOLTAGE MONITORING CIRCUIT CAPABLE OF REDUCING POWER DISSIPATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08823688
|
Filing Dt:
|
03/25/1997
|
|
Title:
|
SINGLE-CHIP SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY (DRAM) SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
08824085
|
Filing Dt:
|
03/24/1997
|
|
Title:
|
IMPROVEMENT OF BANK SELECTION FOR SYNCHRONOUS READABLE AND WRITABLE SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08824611
|
Filing Dt:
|
03/27/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING SHORT READ TIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
08825053
|
Filing Dt:
|
03/27/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH MEMORY CELL HAVING A STORAGE CAPACITOR WITH A PLURALITY OF CONCENTRIC STORAGE ELECTRODES FORMED IN AN INSULATING LAYER AND FABRICATION METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
08827730
|
Filing Dt:
|
04/08/1997
|
|
Title:
|
METHOD AND APPARATUS FOR ADJUSTING PHASE OF INTERNAL CLOCK SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2000
|
Application #:
|
08834036
|
Filing Dt:
|
04/11/1997
|
|
Title:
|
SUBSTRATE POTENTIAL CONTROL CIRCUIT CAPABLE OF MAKING A SUBSTRATE POTENTIAL CHANGE IN RESPONSE TO A POWER-SUPPLY VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/1999
|
Application #:
|
08834294
|
Filing Dt:
|
04/15/1997
|
|
Title:
|
DYNAMIC MEMORY DEVICE WITH CIRCUITS FOR SETTING SELF-REFRESHING PERIOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1998
|
Application #:
|
08855535
|
Filing Dt:
|
05/13/1997
|
|
Title:
|
CONTROLLED DELAY CIRCUIT FOR USE IN SYNCHRONIZED SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
08856145
|
Filing Dt:
|
05/14/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
08856802
|
Filing Dt:
|
05/15/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE CAPABLE OF DECREASING AN INTERNAL VOLTAGE IN PERIOD OF ACCELERATION TEST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08857443
|
Filing Dt:
|
05/16/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING TWO OR MORE BONDING OPTION PADS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08857828
|
Filing Dt:
|
05/16/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A LATCH CIRCUIT FOR LATCHING DATA EXTERNALLY INPUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1999
|
Application #:
|
08859715
|
Filing Dt:
|
05/21/1997
|
|
Title:
|
READ BUS CONTROLLING APPARATUS FOR SEMICONDUCTOR STORAGE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08865864
|
Filing Dt:
|
05/30/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND PROCESS FOR MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08876293
|
Filing Dt:
|
06/16/1997
|
|
Title:
|
REDUNDANT DECODER UTILIZING ADDRESS SIGNAL AND BURST LENGTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
08880989
|
Filing Dt:
|
06/23/1997
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1999
|
Application #:
|
08884262
|
Filing Dt:
|
06/27/1997
|
|
Title:
|
CAPACITOR DESIGNING METHOD OF MOS TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/1998
|
Application #:
|
08884265
|
Filing Dt:
|
06/27/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/1999
|
Application #:
|
08890943
|
Filing Dt:
|
07/10/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY AND A COLUMN REDUNDANCY DISCRIMINATION CIRCUIT APPLIED THEREIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
08891196
|
Filing Dt:
|
07/10/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1998
|
Application #:
|
08892029
|
Filing Dt:
|
07/14/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY HAVING REDUNDANCY FUNCTION IN BLOCK WRITE OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
08892999
|
Filing Dt:
|
07/15/1997
|
|
Title:
|
METHOD OF FABRICATING A SEMICONDUCTOR INTEGRATED CIRCUIT HAVING A CAPACITOR WITH LOWER ELECTRODE COMPRISING TITANIUM NITRIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1999
|
Application #:
|
08893568
|
Filing Dt:
|
07/11/1997
|
|
Title:
|
RANDOM ACCESS MEMORY WITH PLURAL SIMULTANEOUSLY OPERABLE BANKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
08895593
|
Filing Dt:
|
07/16/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE AND FABRICATION METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/1999
|
Application #:
|
08898344
|
Filing Dt:
|
07/22/1997
|
|
Title:
|
SEMICONDUCTOR PROTECTION DEVICE FORMED INSIDE A WELL HAVING CONTACT WITH A BURIED LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/1999
|
Application #:
|
08899384
|
Filing Dt:
|
07/23/1997
|
|
Title:
|
METHOD OF MAKING A SELF-ALIGNING TYPE CONTACT HOLE FOR A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
08902109
|
Filing Dt:
|
07/29/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH MARGINLESS CONTACT HOLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1999
|
Application #:
|
08903173
|
Filing Dt:
|
07/30/1997
|
|
Title:
|
DRAM COMPOSED OF OPEN-BIT-LINE TYPE CAPACITOR-OVER-BIT-LINE STRUCTURE MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2000
|
Application #:
|
08903375
|
Filing Dt:
|
07/30/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING REDUNDANT MEMORY CELL ARRAYS AND SERIALLY ACCESSING ADDRESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
08904917
|
Filing Dt:
|
08/01/1997
|
|
Title:
|
SEMICONDUCTOR CIRCUIT DEVICE WITH HIGH ELECTROSTATIC BREAKDOWN ENDURANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08906336
|
Filing Dt:
|
08/05/1997
|
|
Title:
|
MOSFET FOR INPUT/OUTPUT PROTECTIVE CIRCUIT HAVING A MULTI-LAYERED CONTACT STRUCTURE WITH MULTIPLE CONTACT HOLES ON A SINGLE DIFFUSION LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08907946
|
Filing Dt:
|
08/11/1997
|
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR MEMORY HAVING A REDUCED NUMBER OF REGISTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1998
|
Application #:
|
08908058
|
Filing Dt:
|
08/11/1997
|
|
Title:
|
METHOD OF PREPROGRAMMING BEFORE VERIFYING IN NON-VOLATILE MEMORY DEVICE AND APPARATUS FOR THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
08908517
|
Filing Dt:
|
08/07/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH HIGH SPEED READ-MODIFY-WRITE FUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1998
|
Application #:
|
08908709
|
Filing Dt:
|
08/08/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING REDUNDANT DECODER WITH SUBTANTIALLY CONSTANT MARGIN REGARDLESS OF POWER VOLTAGE LEVEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1999
|
Application #:
|
08908710
|
Filing Dt:
|
08/08/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING A BIT COMPRESSED TEST MODE AND A CHECK MODE SELECTING SECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
08916061
|
Filing Dt:
|
08/21/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A MULTI-WALL CYLINDRICAL CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/1999
|
Application #:
|
08917706
|
Filing Dt:
|
08/26/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT INCLUDING VOLTAGE CONVERTER EFFECTIVE AT LOW OPERATIONAL VOLTAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
08921329
|
Filing Dt:
|
08/29/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2000
|
Application #:
|
08923746
|
Filing Dt:
|
09/02/1997
|
|
Title:
|
METHOD FOR MANUFACTURING SILICON THIN FILM CONDUCTIVE ELEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
08936605
|
Filing Dt:
|
09/24/1997
|
|
Title:
|
METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/1999
|
Application #:
|
08936919
|
Filing Dt:
|
09/25/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE AND FABRICATION PROCESS THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08938962
|
Filing Dt:
|
09/26/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY HAVING REDUNDANCY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08940763
|
Filing Dt:
|
09/30/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING AN INSULATED GATE FIELD EFFECT TRANSISTOR AND A W ELL SPACED FROM THE CANANNEL REGION OF THE INSULATED GATE FIELD EFFECT TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
08942299
|
Filing Dt:
|
10/01/1997
|
|
Title:
|
SINGLE -CHIP DYNAMIC RANDOM ACCESS MEMORY (DRAM) SYSTEM AND METHOD FOR OPERATING THE SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08946355
|
Filing Dt:
|
10/07/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08951734
|
Filing Dt:
|
10/15/1997
|
|
Title:
|
DYNAMIC MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2000
|
Application #:
|
08954098
|
Filing Dt:
|
10/20/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE WITH RESTORING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08956369
|
Filing Dt:
|
10/23/1997
|
|
Title:
|
SINGLE-CHIP MEMORY SYSTEM AND METHOD FOR OPERATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2000
|
Application #:
|
08960217
|
Filing Dt:
|
10/29/1997
|
|
Title:
|
CHIP-LEAD INTERCONNECTION STRUCTURE IN A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
08962730
|
Filing Dt:
|
11/03/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING MULTI-LEVEL WIRING CAPACITOR STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
08967612
|
Filing Dt:
|
11/10/1997
|
|
Title:
|
A SIGNAL GENERATOR WITH SYNCHRONOUS MIRROR DELAY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/1999
|
Application #:
|
08969340
|
Filing Dt:
|
11/28/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
08969341
|
Filing Dt:
|
11/28/1997
|
|
Title:
|
SINGLE-CHIP SYSTEM HAVING ELECTROSTATIC DISCHARGE (ESD) PROTECTIVE CIRCUITRY INCLUDING A SINGLE BIPOLAR TRANSISTOR PORTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
08971747
|
Filing Dt:
|
11/17/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH PERIPHERAL DUMMY CELL ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2001
|
Application #:
|
08979685
|
Filing Dt:
|
11/26/1997
|
|
Title:
|
WIRING STRUCTURE WITH DIVIDED WIRING CONDUCTORS TO ACHIEVE PLANARITY IN AN OVERLYING SOG LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2000
|
Application #:
|
08980281
|
Filing Dt:
|
11/28/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING AN IMPROVED THROUGH-HOLE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08982457
|
Filing Dt:
|
12/02/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/1999
|
Application #:
|
08985425
|
Filing Dt:
|
12/05/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND METHOD OF ACTIVATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
08988730
|
Filing Dt:
|
12/11/1997
|
|
Title:
|
COLUMN ADDRESS COUNTER WITH MINUS TWO SUBTRACTOR FOR ADDRESS COMPARE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
08989632
|
Filing Dt:
|
12/12/1997
|
|
Title:
|
METHOD FOR DRY-ETCHING A POLYCIDE FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/1999
|
Application #:
|
08995973
|
Filing Dt:
|
12/22/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1999
|
Application #:
|
09008576
|
Filing Dt:
|
01/16/1998
|
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE CAPABLE OF IMPROVING LOAD OF CLOCK SIGNAL LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09012189
|
Filing Dt:
|
01/23/1998
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE PRODUCED FROM MASTER SLICE AND HAVING OPERATION MODE EASILY CHANGEABLE AFTER SELECTION ON MASTER SLICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09015667
|
Filing Dt:
|
01/29/1998
|
|
Title:
|
FABRICATION METHOD OF SEMICONDUCTOR DEVICE WITH GETTING TREATMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
09017470
|
Filing Dt:
|
02/02/1998
|
|
Title:
|
A SEMICONDUCTOR MEMORY DEVICE WITH WRITE-SWITCH SIGNAL OUTPUT CIRCUITS USING COMPLEMENTARY WRITE DATA SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09019707
|
Filing Dt:
|
02/06/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A THROUGH-HOLE OF A TWO-LEVEL STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/1999
|
Application #:
|
09019737
|
Filing Dt:
|
02/06/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING OPENING PORTION FOR FUSE BREAKAGE
|
|
