|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13252006
|
Filing Dt:
|
10/03/2011
|
|
Publication #:
|
|
Pub Dt:
|
01/26/2012
| | | | |
|
Title:
|
A SEMICONDUCTOR DEVICE COMPRISING A GATE ELECTRODE HAVING AN OPENING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2016
|
Application #:
|
13253390
|
Filing Dt:
|
10/05/2011
|
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2013
|
Application #:
|
13253408
|
Filing Dt:
|
10/05/2011
|
|
Publication #:
|
|
Pub Dt:
|
02/02/2012
| | | | |
|
Title:
|
HIGH VOLTAGE VERTICAL CHANNEL TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2015
|
Application #:
|
13270574
|
Filing Dt:
|
10/11/2011
|
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE, METHOD FOR FORMING THE SAME, AND DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13271495
|
Filing Dt:
|
10/12/2011
|
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
|
Title:
|
DYNAMIC MEMORY DEVICE WITH IMPROVED BITLINE CONNECTION REGION
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13271853
|
Filing Dt:
|
10/12/2011
|
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
|
Title:
|
A SEMICONDUCTOR DEVICE HAVING A VIA PLUG PENETRATOR THROUGH A SEMICONDUCTOR SUBSTRATE AND A DEPOSITED INSULATION FILM.
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2015
|
Application #:
|
13271874
|
Filing Dt:
|
10/12/2011
|
|
Publication #:
|
|
Pub Dt:
|
04/26/2012
| | | | |
|
Title:
|
METHOD FOR FORMING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13274971
|
Filing Dt:
|
10/17/2011
|
|
Publication #:
|
|
Pub Dt:
|
02/09/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A FIRST CONDUCTIVE MEMBER CONNECTING A CHIP TO A WIRING BOARD PAD AND A SECOND CONDUCTIVE MEMBER CONNECTING THE WIRING BOARD PAD TO A LAND ON AN INSULATOR COVERING THE CHIP AND THE WIRING BOARD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13275708
|
Filing Dt:
|
10/18/2011
|
|
Publication #:
|
|
Pub Dt:
|
04/18/2013
| | | | |
|
Title:
|
MEMORY DEVICE IN PARTICULAR EXTRA ARRAY CONFIGURED THEREIN FOR CONFIGURATION AND REDUNDANCY INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2014
|
Application #:
|
13276781
|
Filing Dt:
|
10/19/2011
|
|
Publication #:
|
|
Pub Dt:
|
02/07/2013
| | | | |
|
Title:
|
METHOD OF FORMING SEMICONDUCTOR DEVICE WITH A CONTACT PLUG FORMED BY CHEMICAL MECHANICAL POLISHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2014
|
Application #:
|
13276919
|
Filing Dt:
|
10/19/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13277701
|
Filing Dt:
|
10/20/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/10/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13277728
|
Filing Dt:
|
10/20/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/10/2012
| | | | |
|
Title:
|
CONTROL CIRCUIT FOR AN INTERNAL VOLTAGE GENERATION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
13278679
|
Filing Dt:
|
10/21/2011
|
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
|
Title:
|
METHOD OF FORMING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
13278755
|
Filing Dt:
|
10/21/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/10/2012
| | | | |
|
Title:
|
SEMICONDUCTOR CHIP AND SEMICONDUCTOR DEVICE INCLUDING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13280949
|
Filing Dt:
|
10/25/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING EQUALIZING CIRCUIT EQUALIZING PAIR OF BIT LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2012
|
Application #:
|
13282814
|
Filing Dt:
|
10/27/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/10/2012
| | | | |
|
Title:
|
METHOD FOR MANUFACTURING SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2013
|
Application #:
|
13283882
|
Filing Dt:
|
10/28/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/10/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF CONTROLLING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13284080
|
Filing Dt:
|
10/28/2011
|
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
13286665
|
Filing Dt:
|
11/01/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING LEVEL SHIFT CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2015
|
Application #:
|
13287295
|
Filing Dt:
|
11/02/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/10/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2015
|
Application #:
|
13287496
|
Filing Dt:
|
11/02/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/10/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE, METHOD OF FORMING SEMICONDUCTOR DEVICE, AND DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
13287600
|
Filing Dt:
|
11/02/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/24/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING RESET FUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
13288631
|
Filing Dt:
|
11/03/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING PLURAL MEMORY CHIP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2013
|
Application #:
|
13288994
|
Filing Dt:
|
11/04/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/10/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13289599
|
Filing Dt:
|
11/04/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/10/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE INCLUDING A PAIR OF SHIELD LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13290541
|
Filing Dt:
|
11/07/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING MULTIPLEXER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2014
|
Application #:
|
13291733
|
Filing Dt:
|
11/08/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING DLL CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
13291740
|
Filing Dt:
|
11/08/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
|
Title:
|
SEMICONDUCTOR PACKAGE WITH BONDING WIRES OF REDUCED LOOP INDUCTANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13292834
|
Filing Dt:
|
11/09/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/24/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING TEST MODE AND METHOD OF CONTROLLING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2016
|
Application #:
|
13293769
|
Filing Dt:
|
11/10/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/24/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13293897
|
Filing Dt:
|
11/10/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
|
Title:
|
STACKED TYPE SEMICONDUCTOR MEMORY DEVICE AND CHIP SELECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
13296437
|
Filing Dt:
|
11/15/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING ELECTRICAL FUSE AND CONTROL METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
13297414
|
Filing Dt:
|
11/16/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
|
Title:
|
FORMATION OF WELLS UTILIZING MASKS IN MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
13297668
|
Filing Dt:
|
11/16/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE INCLUDING FILLING GAP BETWEEN SUBSTRATES WITH MOLD RESIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13298995
|
Filing Dt:
|
11/17/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/24/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING PLURAL WIRING LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13299285
|
Filing Dt:
|
11/17/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/24/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING HIERARCHICAL BIT LINE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13302772
|
Filing Dt:
|
11/22/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/24/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE PERFORMING STRESS TEST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13303506
|
Filing Dt:
|
11/23/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/24/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING DATA BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
13303610
|
Filing Dt:
|
11/23/2011
|
|
Publication #:
|
|
Pub Dt:
|
03/22/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE MANUFACTURING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2013
|
Application #:
|
13304040
|
Filing Dt:
|
11/23/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING SENSE AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13304062
|
Filing Dt:
|
11/23/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING PLURAL BANKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
13305691
|
Filing Dt:
|
11/28/2011
|
|
Publication #:
|
|
Pub Dt:
|
06/07/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING PLURAL INTERNAL VOLTAGE GENERATING CIRCUITS AND METHOD OF CONTROLLING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
13306560
|
Filing Dt:
|
11/29/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING SENSE AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
13306741
|
Filing Dt:
|
11/29/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
|
Title:
|
LOGIC CIRCUIT FOR A SEMICONDUCTOR MEMORY DEVICE, AND METHOD OF MANAGING AN OPERATION IN THE SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2014
|
Application #:
|
13307775
|
Filing Dt:
|
11/30/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2013
|
Application #:
|
13311344
|
Filing Dt:
|
12/05/2011
|
|
Publication #:
|
|
Pub Dt:
|
03/29/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2014
|
Application #:
|
13311392
|
Filing Dt:
|
12/05/2011
|
|
Publication #:
|
|
Pub Dt:
|
06/14/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
13311720
|
Filing Dt:
|
12/06/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
|
Title:
|
SEMICONDUCTOR STORAGE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2014
|
Application #:
|
13312859
|
Filing Dt:
|
12/06/2011
|
|
Publication #:
|
|
Pub Dt:
|
06/14/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE OUTPUTTING READ DATA IN SYNCHRONIZATION WITH CLOCK SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
13313731
|
Filing Dt:
|
12/07/2011
|
|
Publication #:
|
|
Pub Dt:
|
06/14/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING HIERARCHICAL BIT LINE STRUCTURE AND CONTROL METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13314033
|
Filing Dt:
|
12/07/2011
|
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE GENERATING A CLOCK SIGNAL WHEN REQUIRED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2015
|
Application #:
|
13315128
|
Filing Dt:
|
12/08/2011
|
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE PERIODICALLY UPDATING DELAY LOCKED LOOP CIRCUIT
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13315553
|
Filing Dt:
|
12/09/2011
|
|
Publication #:
|
|
Pub Dt:
|
06/14/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING DATA OUTPUT BUFFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2015
|
Application #:
|
13316293
|
Filing Dt:
|
12/09/2011
|
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE GENERATING INTERNAL VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
13317018
|
Filing Dt:
|
10/07/2011
|
|
Publication #:
|
|
Pub Dt:
|
04/26/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE INCLUDING AN INSULATING LAYER AND HEAT SINK PLATES FORMED IN THE INSULATING LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13317595
|
Filing Dt:
|
10/24/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF CONTROLLING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
13317597
|
Filing Dt:
|
10/24/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND INFORMATION PROCESSING SYSTEM INCLUDING AN INPUT CIRCUIT WITH A DELAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2013
|
Application #:
|
13317598
|
Filing Dt:
|
10/24/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE INCLUDING LATENCY COUNTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
13317601
|
Filing Dt:
|
10/24/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING POINT-SHIFT TYPE FIFO CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2015
|
Application #:
|
13317696
|
Filing Dt:
|
10/26/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
|
Title:
|
Semiconductor device having pull-up circuit and pull-down circuit
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2015
|
Application #:
|
13324567
|
Filing Dt:
|
12/13/2011
|
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13327292
|
Filing Dt:
|
12/15/2011
|
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13329650
|
Filing Dt:
|
12/19/2011
|
|
Publication #:
|
|
Pub Dt:
|
06/21/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND DATA PROCESSING SYSTEM USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2014
|
Application #:
|
13331574
|
Filing Dt:
|
12/20/2011
|
|
Publication #:
|
|
Pub Dt:
|
06/20/2013
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2013
|
Application #:
|
13331953
|
Filing Dt:
|
12/20/2011
|
|
Publication #:
|
|
Pub Dt:
|
06/28/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13333328
|
Filing Dt:
|
12/21/2011
|
|
Publication #:
|
|
Pub Dt:
|
06/28/2012
| | | | |
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE INCLUDING PLURAL SEMICONDUCTOR CHIPS STACKED TOGETHER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13334964
|
Filing Dt:
|
12/22/2011
|
|
Publication #:
|
|
Pub Dt:
|
06/28/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2014
|
Application #:
|
13337954
|
Filing Dt:
|
12/27/2011
|
|
Publication #:
|
|
Pub Dt:
|
08/09/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2014
|
Application #:
|
13338909
|
Filing Dt:
|
12/28/2011
|
|
Publication #:
|
|
Pub Dt:
|
06/28/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE SUPPRESSING PEELING OF LOWER ELECTRODE OF CAPACITOR
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13338945
|
Filing Dt:
|
12/28/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE, MEMORY CARD, DATA PROCESSING SYSTEM, AND METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
13340485
|
Filing Dt:
|
12/29/2011
|
|
Publication #:
|
|
Pub Dt:
|
04/26/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
13347521
|
Filing Dt:
|
01/10/2012
|
|
Publication #:
|
|
Pub Dt:
|
07/19/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE INCLUDING PLURAL CHIPS STACKED TO EACH OTHER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2014
|
Application #:
|
13347542
|
Filing Dt:
|
01/10/2012
|
|
Publication #:
|
|
Pub Dt:
|
07/19/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE INCLUDING PLURAL CHIPS STACKED TO EACH OTHER
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13350432
|
Filing Dt:
|
01/13/2012
|
|
Publication #:
|
|
Pub Dt:
|
07/19/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
13353898
|
Filing Dt:
|
01/19/2012
|
|
Publication #:
|
|
Pub Dt:
|
08/02/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13354109
|
Filing Dt:
|
01/19/2012
|
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
|
Title:
|
METHOD FOR EXTRACTING IBIS SIMULATION MODEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13355713
|
Filing Dt:
|
01/23/2012
|
|
Publication #:
|
|
Pub Dt:
|
07/26/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND STACKED SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2016
|
Application #:
|
13357764
|
Filing Dt:
|
01/25/2012
|
|
Publication #:
|
|
Pub Dt:
|
08/02/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13358366
|
Filing Dt:
|
01/25/2012
|
|
Publication #:
|
|
Pub Dt:
|
08/02/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING PLURAL OPTICAL FUSES AND MANUFACTURING METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
13358448
|
Filing Dt:
|
01/25/2012
|
|
Publication #:
|
|
Pub Dt:
|
08/02/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE INCLUDING PLURAL CHIPS STACKED TO EACH OTHER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
13358928
|
Filing Dt:
|
01/26/2012
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2014
|
Application #:
|
13359061
|
Filing Dt:
|
01/26/2012
|
|
Publication #:
|
|
Pub Dt:
|
08/02/2012
| | | | |
|
Title:
|
METHOD FOR FORMING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
13359453
|
Filing Dt:
|
01/26/2012
|
|
Publication #:
|
|
Pub Dt:
|
08/01/2013
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13360394
|
Filing Dt:
|
01/27/2012
|
|
Publication #:
|
|
Pub Dt:
|
08/02/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING COMPLEMENTARY BIT LINE PAIR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2013
|
Application #:
|
13360576
|
Filing Dt:
|
01/27/2012
|
|
Publication #:
|
|
Pub Dt:
|
05/31/2012
| | | | |
|
Title:
|
CLOCK GENERATING CIRCUIT, SEMICONDUCTOR DEVICE INCLUDING THE SAME, AND DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
13360850
|
Filing Dt:
|
01/30/2012
|
|
Publication #:
|
|
Pub Dt:
|
05/24/2012
| | | | |
|
Title:
|
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE HAVING A CONTACT PLUG
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
13361103
|
Filing Dt:
|
01/30/2012
|
|
Publication #:
|
|
Pub Dt:
|
08/30/2012
| | | | |
|
Title:
|
METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
13361864
|
Filing Dt:
|
01/30/2012
|
|
Publication #:
|
|
Pub Dt:
|
05/24/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE, ADJUSTMENT METHOD THEREOF AND DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
13363396
|
Filing Dt:
|
02/01/2012
|
|
Publication #:
|
|
Pub Dt:
|
05/24/2012
| | | | |
|
Title:
|
APPARATUS HAVING A WIRING BOARD AND MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
13364017
|
Filing Dt:
|
02/01/2012
|
|
Publication #:
|
|
Pub Dt:
|
08/02/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13364971
|
Filing Dt:
|
02/02/2012
|
|
Publication #:
|
|
Pub Dt:
|
08/08/2013
| | | | |
|
Title:
|
DMA ARCHITECTURE FOR NAND-TYPE FLASH MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2017
|
Application #:
|
13365798
|
Filing Dt:
|
02/03/2012
|
|
Publication #:
|
|
Pub Dt:
|
08/08/2013
| | | | |
|
Title:
|
CASCADED HIGH VOLTAGE SWITCH ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
13366391
|
Filing Dt:
|
02/06/2012
|
|
Publication #:
|
|
Pub Dt:
|
02/07/2013
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING CYLINDRICAL LOWER ELECTRODE OF CAPACITOR AND MANUFACTURING METHOD THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13367248
|
Filing Dt:
|
02/06/2012
|
|
Publication #:
|
|
Pub Dt:
|
08/16/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13370693
|
Filing Dt:
|
02/10/2012
|
|
Publication #:
|
|
Pub Dt:
|
08/23/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE INCLUDING PHASE CHANGE MATERIAL AND METHOD OF MANUFACTURING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2013
|
Application #:
|
13373005
|
Filing Dt:
|
11/02/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/10/2012
| | | | |
|
Title:
|
Semiconductor device having current change memory cell
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
13373006
|
Filing Dt:
|
11/02/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/10/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING HIERACHICAL BIT LINE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13396985
|
Filing Dt:
|
02/15/2012
|
|
Publication #:
|
|
Pub Dt:
|
08/23/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING REDUNDANT BIT LINE PROVIDED TO REPLACE DEFECTIVE BIT LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2014
|
Application #:
|
13397029
|
Filing Dt:
|
02/15/2012
|
|
Publication #:
|
|
Pub Dt:
|
08/23/2012
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME
|
|
