Total properties:
164
Page
1
of
2
Pages:
1 2
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2008
|
Application #:
|
11283375
|
Filing Dt:
|
11/18/2005
|
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR IMAGER DEVICE COLOR CALIBRATION USING SPECTRAL LIGHT SOURCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2016
|
Application #:
|
13975722
|
Filing Dt:
|
08/26/2013
|
|
Publication #:
|
|
Pub Dt:
|
02/26/2015
| | | | |
|
Title:
|
SEMICONDUCTOR CONSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
14511371
|
Filing Dt:
|
10/10/2014
|
|
Publication #:
|
|
Pub Dt:
|
04/14/2016
| | | | |
|
Title:
|
PASSING ACCESS LINE STRUCTURE IN A MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2016
|
Application #:
|
14875497
|
Filing Dt:
|
10/05/2015
|
|
Publication #:
|
|
Pub Dt:
|
01/28/2016
| | | | |
|
Title:
|
METHODS OF FORMING CHARGE-TRAPPING REGIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2017
|
Application #:
|
15061838
|
Filing Dt:
|
03/04/2016
|
|
Publication #:
|
|
Pub Dt:
|
08/18/2016
| | | | |
|
Title:
|
ACCESSING MEMORY CELLS IN PARALLEL IN A CROSS-POINT ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2017
|
Application #:
|
15070670
|
Filing Dt:
|
03/15/2016
|
|
Title:
|
APPARATUSES AND METHODS FOR SHIFTING DATA DURING A MASKED WRITE TO A BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2018
|
Application #:
|
15131635
|
Filing Dt:
|
04/18/2016
|
|
Publication #:
|
|
Pub Dt:
|
08/11/2016
| | | | |
|
Title:
|
APPARATUS AND METHODS FOR THROUGH SUBSTRATE VIA TEST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2017
|
Application #:
|
15131671
|
Filing Dt:
|
04/18/2016
|
|
Publication #:
|
|
Pub Dt:
|
08/11/2016
| | | | |
|
Title:
|
METHODS AND APPARATUSES INCLUDING A STRING OF MEMORY CELLS HAVING A FIRST SELECT TRANSISTOR COUPLED TO A SECOND SELECT TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2017
|
Application #:
|
15131719
|
Filing Dt:
|
04/18/2016
|
|
Publication #:
|
|
Pub Dt:
|
08/11/2016
| | | | |
|
Title:
|
PARTIAL PAGE MEMORY OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2017
|
Application #:
|
15132929
|
Filing Dt:
|
04/19/2016
|
|
Publication #:
|
|
Pub Dt:
|
10/19/2017
| | | | |
|
Title:
|
INVERT OPERATIONS USING SENSING CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2017
|
Application #:
|
15133861
|
Filing Dt:
|
04/20/2016
|
|
Title:
|
APPARATUSES AND METHODS FOR PERFORMING CORNER TURN OPERATIONS USING SENSING CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2018
|
Application #:
|
15133986
|
Filing Dt:
|
04/20/2016
|
|
Publication #:
|
|
Pub Dt:
|
10/26/2017
| | | | |
|
Title:
|
APPARATUSES AND METHODS FOR PERFORMING CORNER TURN OPERATIONS USING SENSING CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2020
|
Application #:
|
15137877
|
Filing Dt:
|
04/25/2016
|
|
Publication #:
|
|
Pub Dt:
|
08/18/2016
| | | | |
|
Title:
|
MULTI-LEVEL HIERARCHICAL ROUTING MATRICES FOR PATTERN-RECOGNITION PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
15137913
|
Filing Dt:
|
04/25/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/24/2016
| | | | |
|
Title:
|
SOLID STATE OPTOELECTRONIC DEVICE WITH PREFORMED METAL SUPPORT SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2019
|
Application #:
|
15137931
|
Filing Dt:
|
04/25/2016
|
|
Publication #:
|
|
Pub Dt:
|
08/18/2016
| | | | |
|
Title:
|
SIGNAL DELIVERY IN STACKED DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2017
|
Application #:
|
15138042
|
Filing Dt:
|
04/25/2016
|
|
Title:
|
APPARATUSES AND METHODS FOR DETECTING FREQUENCY RANGES CORRESPONDING TO SIGNAL DELAYS OF CONDUCTIVE VIAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2018
|
Application #:
|
15139054
|
Filing Dt:
|
04/26/2016
|
|
Publication #:
|
|
Pub Dt:
|
08/18/2016
| | | | |
|
Title:
|
APPARATUSES AND METHODS FOR COMPARING A CURRENT REPRESENTATIVE OF A NUMBER OF FAILING MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2018
|
Application #:
|
15139102
|
Filing Dt:
|
04/26/2016
|
|
Publication #:
|
|
Pub Dt:
|
10/26/2017
| | | | |
|
Title:
|
METHODS AND APPARATUSES INCLUDING COMMAND DELAY ADJUSTMENT CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2017
|
Application #:
|
15139120
|
Filing Dt:
|
04/26/2016
|
|
Title:
|
APPARATUSES AND METHODS FOR ADJUSTING A DELAY OF A COMMAND SIGNAL PATH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2018
|
Application #:
|
15140073
|
Filing Dt:
|
04/27/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/02/2017
| | | | |
|
Title:
|
DATA CACHING FOR FERROELECTRIC MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2017
|
Application #:
|
15140385
|
Filing Dt:
|
04/27/2016
|
|
Publication #:
|
|
Pub Dt:
|
08/18/2016
| | | | |
|
Title:
|
SIGNAL DRIVER CIRCUIT HAVING ADJUSTABLE OUTPUT VOLTAGE FOR A HIGH LOGIC LEVEL OUTPUT SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2017
|
Application #:
|
15141489
|
Filing Dt:
|
04/28/2016
|
|
Publication #:
|
|
Pub Dt:
|
01/19/2017
| | | | |
|
Title:
|
SECURE SHARED KEY SHARING SYSTEMS AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2017
|
Application #:
|
15141491
|
Filing Dt:
|
04/28/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/02/2017
| | | | |
|
Title:
|
CHARGE SHARING BETWEEN MEMORY CELL PLATES USING A CONDUCTIVE PATH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2018
|
Application #:
|
15141682
|
Filing Dt:
|
04/28/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/01/2016
| | | | |
|
Title:
|
PACKAGED SEMICONDUCTOR COMPONENTS HAVING SUBSTANTIALLY RIGID SUPPORT MEMBERS AND METHODS OF PACKAGING SEMICONDUCTOR COMPONENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2017
|
Application #:
|
15144065
|
Filing Dt:
|
05/02/2016
|
|
Publication #:
|
|
Pub Dt:
|
08/25/2016
| | | | |
|
Title:
|
DISABLING ELECTRICAL CONNECTIONS USING PASS-THROUGH 3D INTERCONNECTS AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2018
|
Application #:
|
15144141
|
Filing Dt:
|
05/02/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/02/2017
| | | | |
|
Title:
|
MEMORY DEVICES FOR DETECTING KNOWN INITIAL STATES AND RELATED METHODS AND ELECTRONIC SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2018
|
Application #:
|
15144421
|
Filing Dt:
|
05/02/2016
|
|
Publication #:
|
|
Pub Dt:
|
08/25/2016
| | | | |
|
Title:
|
LEVEL SHIFTERS, MEMORY SYSTEMS, AND LEVEL SHIFTING METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2017
|
Application #:
|
15144682
|
Filing Dt:
|
05/02/2016
|
|
Title:
|
APPARATUSES AND METHODS FOR MIXED CHARGE PUMPS WITH VOLTAGE REGULATOR CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
15144699
|
Filing Dt:
|
05/02/2016
|
|
Publication #:
|
|
Pub Dt:
|
12/08/2016
| | | | |
|
Title:
|
MICROELECTRONIC DEVICES, STACKED MICROELECTRONIC DEVICES, AND METHODS FOR MANUFACTURING SUCH DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2017
|
Application #:
|
15145204
|
Filing Dt:
|
05/03/2016
|
|
Title:
|
PROGRAM INHIBITING IN MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2018
|
Application #:
|
15145628
|
Filing Dt:
|
05/03/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/09/2017
| | | | |
|
Title:
|
MEMORY ACCESS TECHNIQUES IN MEMORY DEVICES WITH MULTIPLE PARTITIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2017
|
Application #:
|
15145654
|
Filing Dt:
|
05/03/2016
|
|
Publication #:
|
|
Pub Dt:
|
08/25/2016
| | | | |
|
Title:
|
METHODS OF FORMING MEMORY ARRAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2020
|
Application #:
|
15145760
|
Filing Dt:
|
05/03/2016
|
|
Publication #:
|
|
Pub Dt:
|
08/25/2016
| | | | |
|
Title:
|
NOVEL BUILD-UP PACKAGE FOR INTEGRATED CIRCUIT DEVICES, AND METHODS OF MAKING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2017
|
Application #:
|
15147242
|
Filing Dt:
|
05/05/2016
|
|
Publication #:
|
|
Pub Dt:
|
08/25/2016
| | | | |
|
Title:
|
ISOLATION TRENCH FILL USING OXIDE LINER AND NITRIDE ETCH BACK TECHNIQUE WITH DUAL TRENCH DEPTH CAPABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2018
|
Application #:
|
15148321
|
Filing Dt:
|
05/06/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/01/2016
| | | | |
|
Title:
|
APPARATUSES AND METHODS INCLUDING ERROR CORRECTION CODE ORGANIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2017
|
Application #:
|
15148408
|
Filing Dt:
|
05/06/2016
|
|
Title:
|
3D NAND MEMORY Z-DECODER
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
15149021
|
Filing Dt:
|
05/06/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/10/2016
| | | | |
|
Title:
|
MULTIPLE VIRTUALLY OVER-PROVISIONED, VIRTUAL STORAGE DEVICES CREATED FROM A SINGLE PHYSICAL STORAGE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2019
|
Application #:
|
15149553
|
Filing Dt:
|
05/09/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/09/2017
| | | | |
|
Title:
|
Integrated Structures Having Gallium-Containing Regions
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2018
|
Application #:
|
15149740
|
Filing Dt:
|
05/09/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/01/2016
| | | | |
|
Title:
|
TEXTURED OPTOELECTRONIC DEVICES AND ASSOCIATED METHODS OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2017
|
Application #:
|
15149774
|
Filing Dt:
|
05/09/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/01/2016
| | | | |
|
Title:
|
METHODS AND APPARATUSES INCLUDING AN ACTIVE AREA OF A TAP INTERSECTED BY A BOUNDARY OF A WELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2017
|
Application #:
|
15150168
|
Filing Dt:
|
05/09/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/01/2016
| | | | |
|
Title:
|
MEMORY SYSTEMS AND MEMORY PROGRAMMING METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2017
|
Application #:
|
15150734
|
Filing Dt:
|
05/10/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/08/2016
| | | | |
|
Title:
|
SEMICONDUCTOR STRUCTURES INCLUDING RAILS OF DIELECTRIC MATERIAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2017
|
Application #:
|
15151065
|
Filing Dt:
|
05/10/2016
|
|
Title:
|
BOOSTING A DIGIT LINE VOLTAGE FOR A WRITE OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2017
|
Application #:
|
15151150
|
Filing Dt:
|
05/10/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/01/2016
| | | | |
|
Title:
|
Disposable Pillars for Contact Information
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2019
|
Application #:
|
15151582
|
Filing Dt:
|
05/11/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/16/2017
| | | | |
|
Title:
|
Array Of Cross Point Memory Cells And Methods Of Forming An Array Of Cross Point Memory Cells
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2018
|
Application #:
|
15152266
|
Filing Dt:
|
05/11/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/16/2017
| | | | |
|
Title:
|
SIGNED DIVISION IN MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2017
|
Application #:
|
15152449
|
Filing Dt:
|
05/11/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/01/2016
| | | | |
|
Title:
|
APPARATUSES, SENSE CIRCUITS, AND METHODS FOR COMPENSATING FOR A WORDLINE VOLTAGE INCREASE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2019
|
Application #:
|
15153036
|
Filing Dt:
|
05/12/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/01/2016
| | | | |
|
Title:
|
METHODS OF FORMING MEMORY DEVICES WITH ISOLATION STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2017
|
Application #:
|
15153293
|
Filing Dt:
|
05/12/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/08/2016
| | | | |
|
Title:
|
FORMING RESISTIVE RANDOM ACCESS MEMORIES TOGETHER WITH FUSE ARRAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2017
|
Application #:
|
15154033
|
Filing Dt:
|
05/13/2016
|
|
Title:
|
Magnetic Tunnel Junctions
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2017
|
Application #:
|
15154294
|
Filing Dt:
|
05/13/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/08/2016
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND CONTROL METHOD OF THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2017
|
Application #:
|
15154335
|
Filing Dt:
|
05/13/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/01/2016
| | | | |
|
Title:
|
THREE-DIMENSIONAL DEVICES HAVING REDUCED CONTACT LENGTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2018
|
Application #:
|
15154410
|
Filing Dt:
|
05/13/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/01/2016
| | | | |
|
Title:
|
ENHANCING NUCLEATION IN PHASE-CHANGE MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2017
|
Application #:
|
15154467
|
Filing Dt:
|
05/13/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/01/2016
| | | | |
|
Title:
|
METHODS OF FORMING MEMORY CELLS WITH AIR GAPS AND OTHER LOW DIELECTRIC CONSTANT MATERIALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2017
|
Application #:
|
15155289
|
Filing Dt:
|
05/16/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/08/2016
| | | | |
|
Title:
|
Integrated Circuitry Components, Switches, and Memory Cells
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2017
|
Application #:
|
15155334
|
Filing Dt:
|
05/16/2016
|
|
Title:
|
Assemblies Having Shield Lines of an Upper Wiring Level Electrically Coupled with Shield Lines of a Lower Wiring Level
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2018
|
Application #:
|
15155433
|
Filing Dt:
|
05/16/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/08/2016
| | | | |
|
Title:
|
ARRAY OF CROSS POINT MEMORY CELLS AND METHODS OF FORMING AN ARRAY OF CROSS POINT MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2019
|
Application #:
|
15155618
|
Filing Dt:
|
05/16/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/16/2017
| | | | |
|
Title:
|
SEMICONDUCTOR STRUCTURES INCLUDING LINERS AND RELATED METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2018
|
Application #:
|
15155848
|
Filing Dt:
|
05/16/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/08/2016
| | | | |
|
Title:
|
SWITCHED INTERFACE STACKED-DIE MEMORY ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2016
|
Application #:
|
15155880
|
Filing Dt:
|
05/16/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/08/2016
| | | | |
|
Title:
|
APPARATUSES AND METHODS FOR SETTING A SIGNAL IN VARIABLE RESISTANCE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
15156022
|
Filing Dt:
|
05/16/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/08/2016
| | | | |
|
Title:
|
SYSTEMS AND METHODS FOR MEMORY SYSTEM MANAGEMENT BASED ON THERMAL INFORMATION OF A MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2017
|
Application #:
|
15156105
|
Filing Dt:
|
05/16/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/08/2016
| | | | |
|
Title:
|
METHODS OF FORMING A NON-VOLATILE RESISTIVE OXIDE MEMORY CELL AND METHODS OF FORMING A NON-VOLATILE RESISTIVE OXIDE MEMORY ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2017
|
Application #:
|
15156165
|
Filing Dt:
|
05/16/2016
|
|
Publication #:
|
|
Pub Dt:
|
10/20/2016
| | | | |
|
Title:
|
REPAIR OF MEMORY DEVICES USING VOLATILE AND NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2019
|
Application #:
|
15157042
|
Filing Dt:
|
05/17/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/08/2016
| | | | |
|
Title:
|
UPDATING RELIABILITY DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2018
|
Application #:
|
15157213
|
Filing Dt:
|
05/17/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/09/2017
| | | | |
|
Title:
|
NON-DETERMINISTIC MEMORY PROTOCOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2017
|
Application #:
|
15158205
|
Filing Dt:
|
05/18/2016
|
|
Title:
|
APPARATUSES AND METHODS FOR SHIFTING DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2017
|
Application #:
|
15159001
|
Filing Dt:
|
05/19/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2018
|
Application #:
|
15159728
|
Filing Dt:
|
05/19/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/23/2017
| | | | |
|
Title:
|
APPARATUSES AND METHODS FOR PERFORMING INTRA-MODULE DATABUS INVERSION OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2018
|
Application #:
|
15159984
|
Filing Dt:
|
05/20/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/23/2017
| | | | |
|
Title:
|
ARRAY OF MEMORY CELLS AND METHODS OF FORMING AN ARRAY OF MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2017
|
Application #:
|
15161952
|
Filing Dt:
|
05/23/2016
|
|
Title:
|
POWER REDUCTION FOR A SENSING OPERATION OF A MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2017
|
Application #:
|
15162028
|
Filing Dt:
|
05/23/2016
|
|
Title:
|
PASSING ACCESS LINE STRUCTURE IN A MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2019
|
Application #:
|
15162119
|
Filing Dt:
|
05/23/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
|
Title:
|
MAGNETIC MEMORY CELLS, SEMICONDUCTOR DEVICES, AND METHODS OF FORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2019
|
Application #:
|
15162128
|
Filing Dt:
|
05/23/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
|
Title:
|
SINGLE NODE POWER MANAGEMENT FOR MULTIPLE MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2017
|
Application #:
|
15162238
|
Filing Dt:
|
05/23/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
|
Title:
|
MEMORY READ APPARATUS AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2019
|
Application #:
|
15162420
|
Filing Dt:
|
05/23/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
|
Title:
|
MEMORY DEVICES AND METHODS OF WRITING MEMORY CELLS AT DIFFERENT MOMENTS IN TIME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2022
|
Application #:
|
15163482
|
Filing Dt:
|
05/24/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/30/2017
| | | | |
|
Title:
|
MEMORY DEVICE ERROR BASED ADAPTIVE REFRESH RATE SYSTEMS AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2017
|
Application #:
|
15163510
|
Filing Dt:
|
05/24/2016
|
|
Publication #:
|
|
Pub Dt:
|
12/08/2016
| | | | |
|
Title:
|
APPARATUS AND METHODS FOR LEAKAGE CURRENT REDUCTION IN INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2017
|
Application #:
|
15163927
|
Filing Dt:
|
05/25/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
|
Title:
|
APPARATUS AND METHODS OF OPERATING MEMORY FOR EXACT AND INEXACT SEARCHING OF FEATURE VECTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2017
|
Application #:
|
15164171
|
Filing Dt:
|
05/25/2016
|
|
Title:
|
PRE-COMPENSATION OF MEMORY THRESHOLD VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2017
|
Application #:
|
15164400
|
Filing Dt:
|
05/25/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
|
Title:
|
INTERCONNECTIONS FOR 3D MEMORY
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
15164749
|
Filing Dt:
|
05/25/2016
|
|
Publication #:
|
|
Pub Dt:
|
11/30/2017
| | | | |
|
Title:
|
Ferroelectric Devices and Methods of Forming Ferroelectric Devices
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2017
|
Application #:
|
15164956
|
Filing Dt:
|
05/26/2016
|
|
Publication #:
|
|
Pub Dt:
|
12/01/2016
| | | | |
|
Title:
|
LEAKAGE CURRENT DETECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2017
|
Application #:
|
15165951
|
Filing Dt:
|
05/26/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
|
Title:
|
ELECTRONIC DEVICE WITH ASYMMETRIC GATE STRAIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2018
|
Application #:
|
15166462
|
Filing Dt:
|
05/27/2016
|
|
Publication #:
|
|
Pub Dt:
|
12/08/2016
| | | | |
|
Title:
|
METHODS AND DEVICES FOR REDUCING ARRAY SIZE AND COMPLEXITY IN AUTOMATA PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2017
|
Application #:
|
15166613
|
Filing Dt:
|
05/27/2016
|
|
Title:
|
APPARATUS AND METHODS OF OPERATING MEMORY WITH ERASE DE-BIAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
15167409
|
Filing Dt:
|
05/27/2016
|
|
Publication #:
|
|
Pub Dt:
|
12/01/2016
| | | | |
|
Title:
|
INTERCONNECTION FOR MEMORY ELECTRODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2021
|
Application #:
|
15167649
|
Filing Dt:
|
05/27/2016
|
|
Publication #:
|
|
Pub Dt:
|
12/01/2016
| | | | |
|
Title:
|
HISTOGRAM CREATION PROCESS FOR MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2018
|
Application #:
|
15167765
|
Filing Dt:
|
05/27/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/22/2016
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICES AND STRUCTURES AND METHODS OF FORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2017
|
Application #:
|
15168054
|
Filing Dt:
|
05/29/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/22/2016
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICES COMPRISING MAGNETIC MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2017
|
Application #:
|
15169075
|
Filing Dt:
|
05/31/2016
|
|
Title:
|
POWER DELIVERY CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2019
|
Application #:
|
15170114
|
Filing Dt:
|
06/01/2016
|
|
Publication #:
|
|
Pub Dt:
|
12/07/2017
| | | | |
|
Title:
|
Memory Circuitry Comprising A Vertical String Of Memory Cells And A Conductive Via And Method Used In Forming A Vertical String Of Memory Cells And A Conductive Via
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2018
|
Application #:
|
15170183
|
Filing Dt:
|
06/01/2016
|
|
Publication #:
|
|
Pub Dt:
|
12/07/2017
| | | | |
|
Title:
|
LOGIC COMPONENT SWITCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2017
|
Application #:
|
15170517
|
Filing Dt:
|
06/01/2016
|
|
Title:
|
SYSTEMS AND METHODS FOR WAFER ALIGNMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2017
|
Application #:
|
15170609
|
Filing Dt:
|
06/01/2016
|
|
Publication #:
|
|
Pub Dt:
|
12/01/2016
| | | | |
|
Title:
|
APPARATUSES AND METHODS FOR PERFORMING MULTIPLE MEMORY OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2017
|
Application #:
|
15170785
|
Filing Dt:
|
06/01/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/22/2016
| | | | |
|
Title:
|
APPARATUSES INCLUDING MEMORY SECTION CONTROL CIRCUITS WITH GLOBAL DRIVERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
15171677
|
Filing Dt:
|
06/02/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/22/2016
| | | | |
|
Title:
|
POWER CONSUMPTION CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2017
|
Application #:
|
15171890
|
Filing Dt:
|
06/02/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/22/2016
| | | | |
|
Title:
|
APPARATUSES AND OPERATION METHODS ASSOCIATED WITH RESISTIVE MEMORY CELL ARRAYS WITH SEPARATE SELECT LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2018
|
Application #:
|
15173163
|
Filing Dt:
|
06/03/2016
|
|
Publication #:
|
|
Pub Dt:
|
12/07/2017
| | | | |
|
Title:
|
SHIFTING DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2018
|
Application #:
|
15173310
|
Filing Dt:
|
06/03/2016
|
|
Publication #:
|
|
Pub Dt:
|
12/07/2017
| | | | |
|
Title:
|
CHARGE MIRROR-BASED SENSING FOR FERROELECTRIC MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2018
|
Application #:
|
15174019
|
Filing Dt:
|
06/06/2016
|
|
Publication #:
|
|
Pub Dt:
|
12/07/2017
| | | | |
|
Title:
|
APPARATUSES AND METHODS FOR SCALABLE MEMORY
|
|
