Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 040123/0336 | |
| Pages: | 4 |
| | Recorded: | 10/25/2016 | | |
| Attorney Dkt #: | 078554-8053.US01 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2017
|
Application #:
|
15116441
|
Filing Dt:
|
08/03/2016
|
|
Publication #:
|
|
Pub Dt:
|
06/15/2017
| | | | |
|
Title:
|
PIEZOELECTRIC AND LOGIC INTEGRATED DELAY LINE MEMORY
|
|
|
Assignee
|
|
|
|
|
| 395 PINE STREET |
| SUITE 310 |
| ITHACA, NEW YORK 14850 |
|
|
Correspondence name and address
|
| |
BING AI
|
| |
PERKINS COIE LLP
|
| |
PO BOX 1247
|
| |
SEATTLE, WA 98111-1247
|
Search Results as of:
05/12/2024 08:47 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
