Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 040454/0913 | |
| Pages: | 7 |
| | Recorded: | 11/29/2016 | | |
| Attorney Dkt #: | 24061.2475US03 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2020
|
Application #:
|
15357203
|
Filing Dt:
|
11/21/2016
|
|
Publication #:
|
|
Pub Dt:
|
03/09/2017
| | | | |
|
Title:
|
Spacer Etching Process for Integrated Circuit Design
|
|
|
Assignee
|
|
|
|
|
| NO. 8, LI-HSIN RD. 6 |
| SCIENCE-BASED INDUSTRIAL PARK |
| HSIN-CHU, TAIWAN 300-77 |
|
|
Correspondence name and address
|
| |
HAYNES AND BOONE, LLP IP SECTION
|
| |
2323 VICTORY AVENUE
|
| |
SUITE 700
|
| |
DALLAS, TX 75219
|
Search Results as of:
05/22/2024 03:46 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
