Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 040741/0892 | |
| Pages: | 3 |
| | Recorded: | 12/22/2016 | | |
| Attorney Dkt #: | 140649-1172 CEA |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2019
|
Application #:
|
15387712
|
Filing Dt:
|
12/22/2016
|
|
Publication #:
|
|
Pub Dt:
|
07/06/2017
| | | | |
|
Title:
|
METHOD OF FORMING STRAINED MOS TRANSISTORS
|
|
|
Assignee
|
|
|
|
|
| 25, RUE LEBLANC |
| BATIMENT LE PONANT D |
| PARIS, FRANCE F-75015 |
|
|
Correspondence name and address
|
| |
GWS-ST-EP GARDERE WYNNE SEWELL LLP
|
| |
INTELLECTUAL PROPERTY SECTION
|
| |
2021 MCKINNEY AVE., SUITE 1600
|
| |
DALLAS, TX 75201-2237
|
Search Results as of:
05/14/2024 08:33 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
