Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 040779/0034 | |
| Pages: | 6 |
| | Recorded: | 12/28/2016 | | |
| Attorney Dkt #: | H20161149US1 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
15388660
|
Filing Dt:
|
12/22/2016
|
|
Publication #:
|
|
Pub Dt:
|
06/28/2018
| | | | |
|
Title:
|
SYNCHRONIZED READ AND WRITE FLAGS FOR ERROR-FREE MEMORY MODULE INTERFACE
|
|
|
Assignee
|
|
|
|
|
| 3355 MICHELSON DRIVE |
| SUITE 100 |
| IRVINE, CALIFORNIA 92612 |
|
|
Correspondence name and address
|
| |
PATTERSON & SHERIDAN, LLP
|
| |
24 GREENWAY PLAZA
|
| |
SUITE 1600
|
| |
HOUSTON, TX 77046
|
Search Results as of:
05/08/2024 02:22 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
