Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 040859/0963 | |
| Pages: | 12 |
| | Recorded: | 01/05/2017 | | |
| Attorney Dkt #: | 127570 (414471) MJC/VDW |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2019
|
Application #:
|
15286460
|
Filing Dt:
|
10/05/2016
|
|
Publication #:
|
|
Pub Dt:
|
02/15/2018
| | | | |
|
Title:
|
DRAM ASSIST ERROR CORRECTION MECHANISM FOR DDR SDRAM INTERFACE
|
|
|
Assignee
|
|
|
|
|
| 129, SAMSUNG-RO, YEONGTONG-GU |
| SUWON-SI, GYEONGGI-DO, KOREA, REPUBLIC OF 16677 |
|
|
Correspondence name and address
|
| |
LEWIS ROCA ROTHGERBER CHRISTIE LLP
|
| |
P.O. BOX 29001
|
| |
GLENDALE, CA 91209
|
Search Results as of:
05/15/2024 03:13 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
