Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 041351/0841 | |
| Pages: | 5 |
| | Recorded: | 02/23/2017 | | |
| Attorney Dkt #: | 170037-00239 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2018
|
Application #:
|
15194102
|
Filing Dt:
|
06/27/2016
|
|
Publication #:
|
|
Pub Dt:
|
12/29/2016
| | | | |
|
Title:
|
CHARACTERIZATION OF IN-CHIP ERROR CORRECTION CIRCUITS AND RELATED SEMICONDUCTOR MEMORY DEVICES/MEMORY SYSTEMS
|
|
|
Assignee
|
|
|
|
|
| 129, SAMSUNG-RO, YEONGTONG-GU |
| SUWON-SI, GYEONGGI-DO, KOREA, REPUBLIC OF 16677 |
|
|
Correspondence name and address
|
| |
WARD AND SMITH, P.A.
|
| |
WADE II, SUITE 400, 5430 WADE PARK BOULEVARD
|
| |
RALEIGH, NC 27607
|
Search Results as of:
05/22/2024 03:58 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
