|
|
Patent #:
|
|
Issue Dt:
|
02/16/1999
|
Application #:
|
08748459
|
Filing Dt:
|
11/13/1996
|
Title:
|
APPARATUS AND METHOD FOR MANAGING DATA-FLOW DEPENDENCIES ARISING FROM OUT-OF-ORDER EXECUTION, BY AN EXECUTION UNIT, OF AN INSTRUCTION SERIES INPUT FROM AN INSTRUCTION SOURCE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/1999
|
Application #:
|
08753752
|
Filing Dt:
|
11/29/1996
|
Title:
|
APPARATUS AND METHOD FOR IMPLEMENTING A CONTENT ADDRESSABLE MEMORY CIRCUIT WITH TWO STAGE MATCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/1999
|
Application #:
|
08757606
|
Filing Dt:
|
11/29/1996
|
Title:
|
SERIAL INTERFACE 3WITH REGISTER SELECTION WHICH USES CLOCK COUNTING, CHIP SELECT PULSING, AND NO ADDRESS BITS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1999
|
Application #:
|
08758658
|
Filing Dt:
|
12/02/1996
|
Title:
|
CLASS A AMPLIFIER WITH A DIGITALLY PROGRAMMABLE MILLER COMPENSATION NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1998
|
Application #:
|
08772710
|
Filing Dt:
|
12/23/1996
|
Title:
|
TEMPERATURE SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/1998
|
Application #:
|
08775991
|
Filing Dt:
|
01/03/1997
|
Title:
|
ELECTRONIC DEVICE FOR CONTROLLING A REACTANCE VALUE FOR A REACTIVE ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2000
|
Application #:
|
08777924
|
Filing Dt:
|
12/23/1996
|
Title:
|
BETA DEPENDENT TEMPERATURE SENSOR FOR AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
08780113
|
Filing Dt:
|
12/26/1996
|
Title:
|
PROCESS FOR POLISHING A SEMICONDUCTOR DEVICE SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08780119
|
Filing Dt:
|
12/26/1996
|
Title:
|
APPARATUS FOR DICING A SEMICONDUCTOR DEVICE SUBSTRATE AND A PROCESS THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08790260
|
Filing Dt:
|
01/27/1997
|
Title:
|
METHOD FOR MEASURING A CHARACTERISTIC OF A SEMICONDUCTOR WAFER USING CYLINDRICAL CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/1999
|
Application #:
|
08791441
|
Filing Dt:
|
01/27/1997
|
Title:
|
LOW POWER SCHMITT TRIGGER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1999
|
Application #:
|
08791970
|
Filing Dt:
|
01/31/1997
|
Title:
|
METHOD FOR REDUCING PARTICLES ON A SUBSTRATE USING CHUCK CLEANING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/1998
|
Application #:
|
08792670
|
Filing Dt:
|
01/29/1997
|
Title:
|
PROCESS FOR PRODUCING AND INSPECTING A LITHOGRAPHIC RETICLE AND FABRICATING SEMICONDUCTOR DEVICES USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08794622
|
Filing Dt:
|
02/03/1997
|
Title:
|
INPUT STAGE FOR AN ANALOG-TO-DIGITAL CONVERTER AND METHOD OF OPERATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/1999
|
Application #:
|
08795027
|
Filing Dt:
|
02/04/1997
|
Title:
|
QUIESCENT CURRENT MONITOR CURCUIT FOR WAFER LEVEL INTEGRATED CIRCUIT TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/1998
|
Application #:
|
08801648
|
Filing Dt:
|
02/18/1997
|
Title:
|
METHOD AND APPARATUS FOR SYNCHRONIZING MULTIPLE CLOCKS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/1998
|
Application #:
|
08803789
|
Filing Dt:
|
02/24/1997
|
Title:
|
PROCESS FOR FORMING A SEMICONDUCTOR DEVICE HAVING A FERROELECTRIC CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1999
|
Application #:
|
08805863
|
Filing Dt:
|
03/03/1997
|
Title:
|
ONE DIMENSIONAL LITHOGRAPHIC PROXIMITY CORRECTION USING DRC SHAPE FUNCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/1999
|
Application #:
|
08806271
|
Filing Dt:
|
02/25/1997
|
Title:
|
CASCADED INTEGRATOR-COMB INTERPOLATION FILTER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
08810561
|
Filing Dt:
|
03/03/1997
|
Title:
|
TWO DIMENSIONAL LITHOGRAPHIC PROXIMITY CORRECTION USING DRC SHAPE FUNCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08815526
|
Filing Dt:
|
03/12/1997
|
Title:
|
CIRCUIT AND PROCESS FOR SENSING DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08818273
|
Filing Dt:
|
03/17/1997
|
Title:
|
AUTOMATIC TRANSITION CHARGE PUMP FOR NONVOLATILE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08828635
|
Filing Dt:
|
03/31/1997
|
Title:
|
PROCESS FOR FORMING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
08829297
|
Filing Dt:
|
03/31/1997
|
Title:
|
PROCESS FOR FORMING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2000
|
Application #:
|
08831287
|
Filing Dt:
|
03/31/1997
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A METAL CONTAINING LAYER OVERLYING A GATE DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1999
|
Application #:
|
08835363
|
Filing Dt:
|
04/07/1997
|
Title:
|
INTEGRATED CIRCUIT HAVING STANDBY CONTROL FOR MEMORY AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1998
|
Application #:
|
08835370
|
Filing Dt:
|
04/07/1997
|
Title:
|
PULSE WIDTH MODULATOR (PWM) SYSTEM WITH LOW COST DEAD TIME DISTORTION CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1998
|
Application #:
|
08845457
|
Filing Dt:
|
04/25/1997
|
Title:
|
PLUG PROTECTION PROCESS FOR USE IN THE MANUFACTURE OF EMBEDDED DYNAMIC RANDOM ACCESS MEMORY (DRAM) CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/1999
|
Application #:
|
08851261
|
Filing Dt:
|
05/05/1997
|
Title:
|
STATIC PULSED CROSS-COUPLED LEVEL SHIFTER AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
08855827
|
Filing Dt:
|
05/12/1997
|
Title:
|
METHOD AND APPARATUS FOR POSITIONING A RESTRICTOR SHIELD OF A PUMP IN RESPONSE TO AN ELECTRIC SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2001
|
Application #:
|
08856459
|
Filing Dt:
|
05/14/1997
|
Title:
|
PROCESS FOR DEPOSITING A LAYER OF MATERIAL OVER A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
08865510
|
Filing Dt:
|
05/30/1997
|
Title:
|
METHOD AND APPARATUS FOR VERIFYING AND CHARACTERIZING DATA RETENTION TIME IN A DRAM USING BUILT-IN TEST CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
08868467
|
Filing Dt:
|
06/03/1997
|
Title:
|
DATA PROCESSING SYSTEM HAVING A SYNCHRONIZING LINK STACK AND METHOD THEREFOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1998
|
Application #:
|
08876326
|
Filing Dt:
|
06/16/1997
|
Title:
|
METHOD OF MAKING AND ACCESING SPLIT GATE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
08876576
|
Filing Dt:
|
06/16/1997
|
Title:
|
SPLIT-GATE MEMORY DEVICE AND METHOD FOR ACCESSING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
08885433
|
Filing Dt:
|
06/30/1997
|
Title:
|
METHOD FOR MANUFACTURING A HIGH DIELECTRIC CONSTANT GATE OXIDE FOR USE IN SEMICONDUCTOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1999
|
Application #:
|
08888392
|
Filing Dt:
|
07/07/1997
|
Title:
|
SEMICONDUCTOR PACKAGE BOND POST CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
08891228
|
Filing Dt:
|
07/10/1997
|
Title:
|
METHOD AND APPARATUS FOR MOVING DATA IN A PARALLEL PROCESSOR USING SOURCE AND DESTINATION VECTOR REGISTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08895017
|
Filing Dt:
|
07/16/1997
|
Title:
|
PROCESS FOR FORMING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
08905336
|
Filing Dt:
|
08/04/1997
|
Title:
|
DUAL BANDWIDTH PHASE LOCKED LOOP FREQUENCY LOCK DETECTION SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2000
|
Application #:
|
08905755
|
Filing Dt:
|
08/04/1997
|
Title:
|
METHOD FOR FORMING HIGH DIELECTRIC CONSTANT METAL OXIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
08905757
|
Filing Dt:
|
08/04/1997
|
Title:
|
LOW SELECTIVITY CHEMICAL MECHANICAL POLISHING (CMP) PROCESS FOR USE ON INTEGRATED CIRCUIT METAL INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08907990
|
Filing Dt:
|
08/11/1997
|
Title:
|
METHOD FOR FORMING AN MOS TRANSISTOR HAVING A METALLIC GATE ELECTRODE THAT IS FORMED AFTER THE FORMATION OF SELF-ALIGNED SOURCE AND DRAIN REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08912601
|
Filing Dt:
|
08/18/1997
|
Title:
|
METHODS OF DESIGNING A RETICLE AND FORMING A SEMICONDUCTOR DEVICE THEREWITH
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08912726
|
Filing Dt:
|
08/18/1997
|
Title:
|
METHOD AND APPARATUS FOR PROCESSING A SEMICONDUCTOR WAFER ON A ROBOTIC TRACK HAVING ACCESS TO IN SITU WAFER BACKSIDE PARTICLE DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08916297
|
Filing Dt:
|
08/22/1997
|
Title:
|
PROCESS FOR FORMING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08916733
|
Filing Dt:
|
08/18/1997
|
Title:
|
METHOD AND APPARATUS FOR MANAGING FAILURE OF A SYSTEM CLOCK IN A DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2000
|
Application #:
|
08917306
|
Filing Dt:
|
08/25/1997
|
Title:
|
DIGITAL OUTPUT BUFFER FOR MULTIPLE VOLTAGE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
08921131
|
Filing Dt:
|
08/29/1997
|
Title:
|
METHOD OF CHEMICAL MECHANICAL PLANARIZATION USING A WATER RINSE TO PREVENT PARTICLE CONTAMINATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
08924117
|
Filing Dt:
|
09/05/1997
|
Title:
|
METHOD AND APPARATUS FOR PROVIDING OPERAND FEED FORWARD SUPPORT IN A DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
08929128
|
Filing Dt:
|
09/03/1997
|
Title:
|
MEMORY CONTROLLER AND METHOD FOR GENERATING COMMANDS TO A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
08935572
|
Filing Dt:
|
09/23/1997
|
Title:
|
METHOD AND APPARATUS FOR TESTING A CIRCUIT MODULE CONCURRENTLY WITH A NON-VOLATILE MEMORY OPERATION IN A MULTI-MODULE DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
08937451
|
Filing Dt:
|
09/25/1997
|
Title:
|
DATA PROCESSING SYSTEM WITH MEMORY PATCHING AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
08939284
|
Filing Dt:
|
09/29/1997
|
Title:
|
SEGMENTED BUS ARCHITECTURE (SBA) FOR ELECTROSTATIC DISCHARGE (ESD) PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08939637
|
Filing Dt:
|
09/29/1997
|
Title:
|
CIRCUIT FOR ELECTROSTATIC DISCHARGE (ESD) PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
08939764
|
Filing Dt:
|
09/29/1997
|
Title:
|
CIRCUIT FOR ELECTROSTATIC DISCHARGE (ESD) PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08940605
|
Filing Dt:
|
09/30/1997
|
Title:
|
SEMICONDUCTOR DEVICE HAVING MULTIPLE OVERLAPPING ROWS OF BOND PADS WITH CONDUCTIVE INTERCONNECTS AND METHOD OF PAD PLACEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08944777
|
Filing Dt:
|
10/06/1997
|
Title:
|
UNBUFFERED LATCH RESISTANT TO BACK-WRITING AND METHOD OF OPERATION THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
08954149
|
Filing Dt:
|
10/20/1997
|
Title:
|
METHOD FOR FORMING A CONDUCTIVE STRUCTURE HAVING A COMPOSITE OR AMORPHOUS BARRIER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08954160
|
Filing Dt:
|
10/20/1997
|
Title:
|
LITHOGRAPHIC PROXIMITY CORRECTION THROUGH SUBSET FEATURE MODIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
08954191
|
Filing Dt:
|
10/20/1997
|
Title:
|
CHEMICAL MECHANICAL POLISHING (CMP) SLURRY FOR POLISHING COPPER INTERCONNECTS WHICH USE TANTALUM-BASED BARRIER LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08956966
|
Filing Dt:
|
10/23/1997
|
Title:
|
SYSTEM AND METHOD FOR RECOVERING A MICROPROCESSOR FROM A LOCKED BUS STATE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08958646
|
Filing Dt:
|
10/27/1997
|
Title:
|
METHOD AND CIRCUIT FOR CONTROLLING A PRECHARGE CYCLE OF A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
08963436
|
Filing Dt:
|
11/03/1997
|
Title:
|
PROCESS FOR FORMING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2000
|
Application #:
|
08963438
|
Filing Dt:
|
11/03/1997
|
Title:
|
METHOD OF CHEMICAL MECHANICAL PLANARIZATION USING COPPER COORDINATING LIGANDS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
08965686
|
Filing Dt:
|
11/06/1997
|
Title:
|
SIMD COMPUTATION OF RANK BASED FILTERS FOR M X N GRIDS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
08972069
|
Filing Dt:
|
11/17/1997
|
Title:
|
DATA PROCESSOR WITH A PRIVILEGED STATE FIREWALL AND METHOD THEREFORE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
08976469
|
Filing Dt:
|
11/24/1997
|
Title:
|
METHOD FOR FORMING A TENSILE PLASMA ENHANCED NITRIDE CAPPING LAYER OVER A GATE ELECTRODE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/1999
|
Application #:
|
08987361
|
Filing Dt:
|
12/09/1997
|
Title:
|
METHOD AND OUTPUT BUFFER WITH PROGRAMMABLE BIAS TO ACCOMMODATE MULTIPLE SUPPLY VOLTAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2000
|
Application #:
|
08990780
|
Filing Dt:
|
12/15/1997
|
Title:
|
COMPUTER INSTRUCTION WHICH GENERATES MULTIPLE RESULTS OF DIFFERENT DATA TYPES TO IMPROVE SOFTWARE EMULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2000
|
Application #:
|
08993514
|
Filing Dt:
|
12/18/1997
|
Title:
|
METHOD AND APPARATUS FOR IMPLEMENTING FLOATING POINT PROJECTION INTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
08997714
|
Filing Dt:
|
12/23/1997
|
Title:
|
PROCESS FOR FORMING A SEMICONDUCTOR DEVICE HAVING AN INTERCONNECT OR CONDUCTIVE FILM ELECTRICALLY INSULATED FROM A CONDUCTIVE MEMBER OR REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
08998564
|
Filing Dt:
|
12/29/1997
|
Title:
|
MULTIPLE BIST CONTROLLERS FOR TESTING MULTIPLE EMBEDDED MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1999
|
Application #:
|
09002610
|
Filing Dt:
|
01/05/1998
|
Title:
|
SEMICONDUCTOR DEVICE INCLUDING A SUBSTRATE HAVING CLUSTERED INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
09009396
|
Filing Dt:
|
01/20/1998
|
Title:
|
METHOD FOR MAKING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
09010044
|
Filing Dt:
|
01/20/1998
|
Title:
|
METHOD AND APPARATUS FOR HIGH VOLTAGE GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09012414
|
Filing Dt:
|
01/23/1998
|
Title:
|
VOLTAGE REGULATOR WITH AUTOMATIC ACCELERATED AGING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2000
|
Application #:
|
09014389
|
Filing Dt:
|
01/27/1998
|
Title:
|
FUSE CIRCUIT AND METHOD THEREFOR WHICH MINIMIZES FUSE GROW BACK EFFECT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/1999
|
Application #:
|
09015846
|
Filing Dt:
|
01/29/1998
|
Title:
|
METHOD AND APPARATUS FOR PROVIDING A CLOCKING SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09015956
|
Filing Dt:
|
01/30/1998
|
Title:
|
METHOD FOR FORMING INTERCONNECT BUMPS ON A SEMICONDUCTOR DIE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09015957
|
Filing Dt:
|
01/30/1998
|
Title:
|
METHOD FOR FORMING AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/1999
|
Application #:
|
09016940
|
Filing Dt:
|
02/02/1998
|
Title:
|
COMPARISON CIRCUIT UTILIZING A DIFFRENTIAL AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/1999
|
Application #:
|
09016988
|
Filing Dt:
|
02/02/1998
|
Title:
|
LEADFRAME HAVING CONTINUOUSLY REDUCING WIDTH AND SEMICONDUCTOR DEVICE INCLUDING SUCH A LEADFRAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
09017562
|
Filing Dt:
|
02/02/1998
|
Title:
|
FLIP CHIP BUMP STRUCTURE AND METHOD OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09022396
|
Filing Dt:
|
02/12/1998
|
Title:
|
DATA PROCESSING SYSTEM EXTERNAL PIN CONNECTIVITY TO COMPLEX FUNCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2002
|
Application #:
|
09022756
|
Filing Dt:
|
02/12/1998
|
Title:
|
METHOD FOR FORMING A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
09023061
|
Filing Dt:
|
02/13/1998
|
Title:
|
METHOD AND APPARATUS FOR EQUALLIZATION IN AN ASYMMETRIC DIGITAL AUBSCRIBER LINE COMMUNICATIONS SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1999
|
Application #:
|
09028101
|
Filing Dt:
|
02/23/1998
|
Title:
|
TANTALUM OXIDE ANTI-REFLECTIVE COATING (ARC) INTEGRATED WITH A METALLIC TRANSISTOR GATE ELECTRODE AND METHOD OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09032860
|
Filing Dt:
|
03/02/1998
|
Title:
|
MULTI-CHIP SEMICONDUCTOR DEVICE AND METHOD FOR MAKING THE DEVICE BY USING MULTIPLE FLIP CHIP INTERFACES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
09033048
|
Filing Dt:
|
03/02/1998
|
Title:
|
SEMICONDUCTOR DEVICE HAVING PLATED CONTACTS AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
09033752
|
Filing Dt:
|
03/03/1998
|
Title:
|
SEMICONDUCTOR DEVICE INHIBITING PARASITIC EFFECTS DURING ELECTROSTATIC DISCHARGE AND METHOD OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
09038751
|
Filing Dt:
|
03/12/1998
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING VOLTAGE SAMPLING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2000
|
Application #:
|
09038752
|
Filing Dt:
|
03/12/1998
|
Title:
|
FUSELESS MEMORY REPAIR SYSTEM AND METHOD OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2000
|
Application #:
|
09049221
|
Filing Dt:
|
03/27/1998
|
Title:
|
INTEGRATED CIRCUIT HAVING OUTPUT TIMING CONTROL CIRCUIT AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
09052248
|
Filing Dt:
|
03/31/1998
|
Title:
|
DESIGN AND METHODOLOGY FOR MANUFACTURING DATA PROCESSING SYSTEMS HAVING MULTIPLE PROCESSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/1999
|
Application #:
|
09053896
|
Filing Dt:
|
04/02/1998
|
Title:
|
VOLTAGE RECOVERY CIRCUIT AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2000
|
Application #:
|
09054810
|
Filing Dt:
|
04/03/1998
|
Title:
|
METHOD FOR PERFORMING BRANCH PREDICTION AND RESOLUTION OF TWO OR MORE BRANCH INSTRUCTIONS WITHIN TWO OR MORE BRANCH PREDICTION BUFFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2000
|
Application #:
|
09059818
|
Filing Dt:
|
04/14/1998
|
Title:
|
INTEGRATED CIRCUIT HAVING SINGLE PROGRAMMABLE PULL DEVICE CONFIGURED TO ENABLE/DISABLE FIRST FUNCTION IN FAVOR OF SECOND FUNCTION ACCORDING TO PREDETERMINED SCHEME BEFORE/AFTER RESET
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2001
|
Application #:
|
09061975
|
Filing Dt:
|
04/17/1998
|
Title:
|
DATA PROCESSING SYSTEM FOR PROCESSING VECTOR DATA AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2001
|
Application #:
|
09062152
|
Filing Dt:
|
04/17/1998
|
Title:
|
METHOD AND APPARATUS FOR GENERATING ELEMENTS OF A SECOND VECTOR FROM A FIRST VECTOR BY GENERATING VECTOR ELEMENTS OF THE SECOND VECTOR FROM A TABLE WITH PRESELECTED OFFSET
|
|