Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 041866/0344 | |
| Pages: | 5 |
| | Recorded: | 04/05/2017 | | |
Attorney Dkt #: | X-5001 US |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2020
|
Application #:
|
15480207
|
Filing Dt:
|
04/05/2017
|
Title:
|
CIRCUIT FOR AND METHOD OF DETERMINING ERROR SPACING IN AN INPUT SIGNAL
|
|
Assignee
|
|
|
2100 LOGIC DRIVE |
SAN JOSE, CALIFORNIA 95124 |
|
Correspondence name and address
|
|
XILINX, INC.
|
|
2100 LOGIC DR
|
|
ATTN: LEGAL DEPT
|
|
SAN JOSE, CA 95124
|
Search Results as of:
05/04/2024 11:25 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|