Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 042041/0743 | |
| Pages: | 7 |
| | Recorded: | 04/18/2017 | | |
| Attorney Dkt #: | SAND-01766US2 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2018
|
Application #:
|
15430888
|
Filing Dt:
|
02/13/2017
|
|
Publication #:
|
|
Pub Dt:
|
06/01/2017
| | | | |
|
Title:
|
METHOD OF FABRICATING MEMORY ARRAY HAVING DIVIDED APART BIT LINES AND PARTIALLY DIVIDED BIT LINE SELECTOR SWITCHES
|
|
|
Assignee
|
|
|
|
|
| 951 SANDISK DRIVE |
| MILPITAS, CALIFORNIA 95035 |
|
|
Correspondence name and address
|
| |
VIERRA MAGEN MARCUS LLP
|
| |
575 MARKET STREET, SUITE 3750
|
| |
SAN FRANCISCO, CA 94105
|
Search Results as of:
04/29/2024 09:32 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
