Total properties:
764
Page
4
of
8
Pages:
1 2 3 4 5 6 7 8
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
11608236
|
Filing Dt:
|
12/07/2006
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
COMMON ACCESS RING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11608239
|
Filing Dt:
|
12/07/2006
|
Publication #:
|
|
Pub Dt:
|
06/12/2008
| | | | |
Title:
|
COMMON ACCESS RING/SUB-RING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2010
|
Application #:
|
11612740
|
Filing Dt:
|
12/19/2006
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
USING A DELAY CLOCK TO OPTIMIZE THE TIMING MARGIN OF SEQUENTIAL LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11621105
|
Filing Dt:
|
01/08/2007
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
Title:
|
MODULAR DISTRIBUTIVE ARITHMETIC LOGIC UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
11626594
|
Filing Dt:
|
01/24/2007
|
Title:
|
METHOD AND APPARATUS FOR CROSS-POINT DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11668360
|
Filing Dt:
|
01/29/2007
|
Title:
|
ELECTRICAL OVERSTRESS (EOS) AND ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUIT AND METHOD OF USE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
11679817
|
Filing Dt:
|
02/27/2007
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
METHOD AND STRUCTURE TO SUPPORT SYSTEM RESOURCE ACCESS OF A SERIAL DEVICE IMPLEMENTING A LITE-WEIGHT PROTOCOL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
11679820
|
Filing Dt:
|
02/27/2007
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
Hardware-Based Concurrent Direct Memory Access (DMA) Engines On Serial Rapid Input/Output SRIO Interface
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11679823
|
Filing Dt:
|
02/27/2007
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
RAPID INPUT/OUTPUT DOORBELL COALESCING TO MINIMIZE CPU UTILIZATION AND REDUCE SYSTEM INTERRUPT LATENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
11679824
|
Filing Dt:
|
02/27/2007
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
MULTI-BUS STRUCTURE FOR OPTIMIZING SYSTEM PERFORMANCE OF A SERIAL BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2010
|
Application #:
|
11683800
|
Filing Dt:
|
03/08/2007
|
Publication #:
|
|
Pub Dt:
|
09/11/2008
| | | | |
Title:
|
PHASE LOCKED LOOP AND DELAY LOCKED LOOP WITH CHOPPER STABILIZED PHASE OFFSET
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11692129
|
Filing Dt:
|
03/27/2007
|
Publication #:
|
|
Pub Dt:
|
08/16/2007
| | | | |
Title:
|
CIRCUIT STRUCTURE WITH MULTIFUNCTION CIRCUIT COVER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
11693660
|
Filing Dt:
|
03/29/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
SIMPLE TECHNIQUE FOR REDUCTION OF GAIN IN A VOLTAGE CONTROLLED OSCILLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
11694861
|
Filing Dt:
|
03/30/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
INPUT CLOCK DETECTION CIRCUIT FOR POWERING DOWN A PLL-BASED SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2009
|
Application #:
|
11710371
|
Filing Dt:
|
02/23/2007
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
HIGH-SPEED, LOW-POWER LEVEL SHIFTER FOR MIXED SIGNAL-LEVEL ENVIRONMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11713466
|
Filing Dt:
|
03/02/2007
|
Title:
|
TUNABLE OPTICAL OSCILLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11739459
|
Filing Dt:
|
04/24/2007
|
Title:
|
METHOD AND APPARATUS FOR GROUND BOUNCE AND POWER SUPPLY BOUNCE DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
11739546
|
Filing Dt:
|
04/24/2007
|
Title:
|
METHOD AND APPARATUS FOR ADJUSTING PLL AND/OR DLL TIMING OFFSETS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
11743080
|
Filing Dt:
|
05/01/2007
|
Title:
|
PROCESSING SWITCH FOR ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
11745449
|
Filing Dt:
|
05/07/2007
|
Publication #:
|
|
Pub Dt:
|
11/08/2007
| | | | |
Title:
|
COMPOSITE MEMBRANES AND METHODS FOR MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/2009
|
Application #:
|
11781452
|
Filing Dt:
|
07/23/2007
|
Title:
|
DIGITALLY CONTROLLED SYSTEM ON-CHIP (SOC) CLOCK GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11781629
|
Filing Dt:
|
07/23/2007
|
Title:
|
FOLDED-CASCODE AMPLIFIER WITH ADJUSTABLE CONTINUOUS TIME EQUALIZER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
11786175
|
Filing Dt:
|
04/10/2007
|
Publication #:
|
|
Pub Dt:
|
10/16/2008
| | | | |
Title:
|
BEHAVIORAL MODELING OF HIGH SPEED DIFFERENTIAL SIGNALS BASED ON PHYSICAL CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11796820
|
Filing Dt:
|
04/28/2007
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
Title:
|
TRANSCONDUCTANCE AND CURRENT MODULATION FOR RESONANT FREQUENCY CONTROL AND SELECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2009
|
Application #:
|
11796821
|
Filing Dt:
|
04/28/2007
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
Title:
|
MONOLITHIC CLOCK GENERATOR AND TIMING/FREQUENCY REFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2009
|
Application #:
|
11800438
|
Filing Dt:
|
05/04/2007
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
OUTPUT DRIVE CIRCUIT THAT ACCOMMODATES VARIABLE SUPPLY VOLTAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2010
|
Application #:
|
11805368
|
Filing Dt:
|
05/23/2007
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
MULTI-TERMINAL HARMONIC OSCILLATOR INTEGRATED CIRCUIT WITH FREQUENCY CALIBRATION AND FREQUENCY CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2009
|
Application #:
|
11805427
|
Filing Dt:
|
05/23/2007
|
Publication #:
|
|
Pub Dt:
|
09/27/2007
| | | | |
Title:
|
FREQUENCY CALIBRATION FOR A MONOLITHIC CLOCK GENERATOR AND TIMING/FREQUENCY REFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
11857249
|
Filing Dt:
|
09/18/2007
|
Title:
|
METHOD AND APPARATUS FOR PACKET CUT-THROUGH
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
11857326
|
Filing Dt:
|
09/18/2007
|
Title:
|
METHOD AND APPARATUS FOR QUEUE CONCATENATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11857361
|
Filing Dt:
|
09/18/2007
|
Title:
|
METHOD AND APPARATUS FOR LOGICAL IDENTIFICATION PRIORITY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
11858834
|
Filing Dt:
|
09/20/2007
|
Title:
|
ADAPTIVE DECISION FEEDBACK EQUALIZER FOR HIGH DATA RATE SERIAL LINK RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
11860110
|
Filing Dt:
|
09/24/2007
|
Title:
|
DDR MEMORY SYSTEM FOR MEASURING A CLOCK SIGNAL BY IDENTIFYING A DELAY VALUE CORRESPONDING TO A CHANGED LOGIC STATE DURING CLOCK SIGNAL TRANSITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2009
|
Application #:
|
11860910
|
Filing Dt:
|
09/25/2007
|
Title:
|
METHODS AND CIRCUITS FOR DDR-2 MEMORY DEVICE READ DATA RESYNCHRONIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
11861399
|
Filing Dt:
|
09/26/2007
|
Title:
|
INTEGRATED CIRCUIT MEMORY SYSTEMS HAVING WRITE-BACK BUFFERS THEREIN THAT SUPPORT READ-WRITE-MODIFY (RWM) OPERATIONS WITHIN HIGH CAPACITY MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
11861869
|
Filing Dt:
|
09/26/2007
|
Title:
|
CLOCK GENERATOR AND METHOD FOR PROVIDING RELIABLE CLOCK SIGNAL USING ARRAY OF MEMS RESONATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2009
|
Application #:
|
11862653
|
Filing Dt:
|
09/27/2007
|
Title:
|
CLOCK GENERATOR WITH SELF-BIAS BANDWIDTH CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
11863176
|
Filing Dt:
|
09/27/2007
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
SERIAL BUFFER SUPPORTING VIRTUAL QUEUE TO PHYSICAL MEMORY MAPPING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
11863184
|
Filing Dt:
|
09/27/2007
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
MULTI-FUNCTION QUEUE TO SUPPORT DATA OFFLOAD, PROTOCOL TRANSLATION AND PASS-THROUGH FIFO
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2010
|
Application #:
|
11863192
|
Filing Dt:
|
09/27/2007
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
ADAPTIVE INTERRUPT ON SERIAL RAPID INPUT/OUTPUT (SRIO) ENDPOINT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2009
|
Application #:
|
11872027
|
Filing Dt:
|
10/14/2007
|
Title:
|
METHOD AND APPARATUS FOR PRE-CLOCKING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2011
|
Application #:
|
11873357
|
Filing Dt:
|
10/16/2007
|
Title:
|
ERROR CORRECTION CODE SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11904225
|
Filing Dt:
|
09/25/2007
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
VOLTAGE-TO-CURRENT CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2011
|
Application #:
|
11904687
|
Filing Dt:
|
09/27/2007
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
METHOD FOR RELIABLE INJECTION OF DETERMINISTIC JITTER FOR HIGH SPEED TRANSCEIVER SIMULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
11904752
|
Filing Dt:
|
09/28/2007
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
PACKAGE WITH IMPROVED CONNECTION OF A DECOUPLING CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11904803
|
Filing Dt:
|
09/28/2007
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
COMMON MODE VOLTAGE EXTRACTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
11904875
|
Filing Dt:
|
09/28/2007
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
METHODS AND SYSTEMS FOR PROVIDING VARIABLE CLOCK RATES AND DATA RATES FOR A SERDES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
11904895
|
Filing Dt:
|
09/28/2007
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
DIGITAL SPREAD SPECTRUM METHOD BASED ON PRECISE PHASE DELTA-SIGMA ALGORITHM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
11906004
|
Filing Dt:
|
09/28/2007
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
METHOD FOR BINARY CLOCK AND DATA RECOVERY FOR FAST ACQUISITION AND SMALL TRACKING ERROR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11926013
|
Filing Dt:
|
10/28/2007
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
LOW-LATENCY START-UP FOR A MONOLITHIC CLOCK GENERATOR AND TIMING/FREQUENCY REFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11931191
|
Filing Dt:
|
10/31/2007
|
Publication #:
|
|
Pub Dt:
|
02/28/2008
| | | | |
Title:
|
LOW POWER OUTPUT DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2008
|
Application #:
|
11932257
|
Filing Dt:
|
10/31/2007
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
AUTOMATED BALL MOUNTING PROCESS WITH SOLDER BALL TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
11935241
|
Filing Dt:
|
11/05/2007
|
Title:
|
SEMICONDUCTOR DIE AND METHOD FOR FORMING A SEMICONDUCTOR DIE HAVING POWER AND GROUND STRIPS THAT ARE ORIENTED DIAGONALLY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
11948993
|
Filing Dt:
|
11/30/2007
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
OUTPUT SLEW RATE CONTROL IN LOW VOLTAGE DIFFERENTIAL SIGNAL (LVDS) DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
11955340
|
Filing Dt:
|
12/12/2007
|
Title:
|
PHASE STEP CLOCK GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
11958313
|
Filing Dt:
|
12/17/2007
|
Title:
|
PACKET SWITCH WITH PORT ROUTE TABLES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2011
|
Application #:
|
11960618
|
Filing Dt:
|
12/19/2007
|
Title:
|
LOOK-AHEAD BUILT-IN SELF TESTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2010
|
Application #:
|
11967234
|
Filing Dt:
|
12/30/2007
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
SPREAD SPECTRUM CLOCK AND REFERENCE SIGNAL GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
11967236
|
Filing Dt:
|
12/30/2007
|
Publication #:
|
|
Pub Dt:
|
05/01/2008
| | | | |
Title:
|
INTEGRATED CIRCUIT SYSTEMS HAVING PROCESSOR-CONTROLLED CLOCK SIGNAL GENERATORS THEREIN THAT SUPPORT EFFICIENT POWER MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
11971779
|
Filing Dt:
|
01/09/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
COMBINED TOUCH SENSOR AND LED DRIVER WITH N-TYPE MOSFET PROTECTING TOUCH SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
12002614
|
Filing Dt:
|
12/17/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
HIGH SPEED HYBRID STRUCTURE COUNTER HAVING SYNCHRONOUS TIMING AND ASYNCHRONOUS COUNTER CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2009
|
Application #:
|
12004271
|
Filing Dt:
|
12/19/2007
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
PHASE AND FREQUENCY DETECTOR WITH ZERO STATIC PHASE ERROR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
12006368
|
Filing Dt:
|
12/31/2007
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
Title:
|
DIGITALLY COMPENSATED HIGHLY STABLE HOLDOVER CLOCK GENERATION TECHNIQUES USING ADAPTIVE FILTERING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
12006599
|
Filing Dt:
|
01/04/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
BUFFERED DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12013438
|
Filing Dt:
|
01/12/2008
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
CONTROL VOLTAGE GENERATOR FOR A CLOCK, FREQUENCY REFERENCE, AND OTHER REFERENCE SIGNAL GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
12013440
|
Filing Dt:
|
01/12/2008
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
CLOCK, FREQUENCY REFERENCE, AND OTHER REFERENCE SIGNAL GENERATOR WITH A CONTROLLED QUALITY FACTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
12030571
|
Filing Dt:
|
02/13/2008
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
Title:
|
AUTOMATED CLOCK RELATIONSHIP DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
12036165
|
Filing Dt:
|
02/22/2008
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
DISCRETE CLOCK GENERATOR AND TIMING/FREQUENCY REFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
12036185
|
Filing Dt:
|
02/22/2008
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
INTEGRATED CLOCK GENERATOR AND TIMING/FREQUENCY REFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
12039536
|
Filing Dt:
|
02/28/2008
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
Title:
|
MERGED-FILTER MULTIPLEXER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2009
|
Application #:
|
12042144
|
Filing Dt:
|
03/04/2008
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
CHIP MOUNTING WITH FLOWABLE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2014
|
Application #:
|
12043918
|
Filing Dt:
|
03/06/2008
|
Publication #:
|
|
Pub Dt:
|
09/10/2009
| | | | |
Title:
|
Method To Support Flexible Data Transport On Serial Protocols
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
12043929
|
Filing Dt:
|
03/06/2008
|
Publication #:
|
|
Pub Dt:
|
09/10/2009
| | | | |
Title:
|
PROTOCOL TRANSLATION IN A SERIAL BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
12043943
|
Filing Dt:
|
03/06/2008
|
Publication #:
|
|
Pub Dt:
|
09/10/2009
| | | | |
Title:
|
SERIAL BUFFER TO SUPPORT REQUEST PACKETS WITH OUT OF ORDER RESPONSE PACKETS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2012
|
Application #:
|
12043944
|
Filing Dt:
|
03/06/2008
|
Publication #:
|
|
Pub Dt:
|
09/10/2009
| | | | |
Title:
|
METHOD TO SUPPORT LOSSLESS REAL TIME DATA SAMPLING AND PROCESSING ON RAPID I/O END-POINT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
12051720
|
Filing Dt:
|
03/19/2008
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
Title:
|
CONTENT DRIVEN PACKET SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
12052234
|
Filing Dt:
|
03/20/2008
|
Title:
|
CIRCUIT BOARD ASSEMBLY AND PACKAGED INTEGRATED CIRCUIT DEVICE WITH POWER AND GROUND CHANNELS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2012
|
Application #:
|
12077651
|
Filing Dt:
|
03/19/2008
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
Title:
|
HIGH FREQUENCY FRACTIONAL-N DIVIDER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
12077929
|
Filing Dt:
|
03/20/2008
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
Title:
|
PHASE-LOCKED LOOP
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
12082100
|
Filing Dt:
|
04/07/2008
|
Publication #:
|
|
Pub Dt:
|
10/08/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR DQS POSTAMBLE DETECTION AND DRIFT COMPENSATION IN A DOUBLE DATA RATE (DDR) PHYSICAL INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
12112362
|
Filing Dt:
|
04/30/2008
|
Title:
|
METHOD AND APPARATUS FOR ANALOG SMOOTH SWITCH IN VCO LOADING CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2011
|
Application #:
|
12112933
|
Filing Dt:
|
04/30/2008
|
Title:
|
VOLTAGE REFERENCE AND SUPPLY VOLTAGE LEVEL DETECTOR CIRCUITS USING PROPORTIONAL TO ABSOLUTE TEMPERATURE CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2013
|
Application #:
|
12114754
|
Filing Dt:
|
05/03/2008
|
Title:
|
METHOD AND APPARATUS FOR EXTERNALLY AIDED SELF ADJUSTING REAL TIME CLOCK
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
12124382
|
Filing Dt:
|
05/21/2008
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
COMPRESSION OF BASEBAND SIGNALS IN BASE TRANSCEIVER SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12124561
|
Filing Dt:
|
05/21/2008
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
COMPRESSION OF SIGNALS IN BASE TRANSCEIVER SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
12129545
|
Filing Dt:
|
05/29/2008
|
Title:
|
METHOD AND APPARATUS FOR SELF GATE PUMPED NMOS HIGH SPEED SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
12150615
|
Filing Dt:
|
04/29/2008
|
Title:
|
CURRENT CONTROL MECHANISM FOR LOW VOLTAGE APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2012
|
Application #:
|
12153793
|
Filing Dt:
|
05/23/2008
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
SIGNAL AMPLITUDE DISTORTION WITHIN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
12153795
|
Filing Dt:
|
05/23/2008
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
INTEGRATED CIRCUIT COMMUNICATION SELF-TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2012
|
Application #:
|
12153796
|
Filing Dt:
|
05/23/2008
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
PROGRAMMABLE DUTY CYCLE DISTORTION GENERATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
12153802
|
Filing Dt:
|
05/23/2008
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
ELECTROSTATIC DISCHARGE EVENT PROTECTION FOR AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2012
|
Application #:
|
12153803
|
Filing Dt:
|
05/23/2008
|
Publication #:
|
|
Pub Dt:
|
11/26/2009
| | | | |
Title:
|
METHOD OF PROCESSING SIGNAL DATA WITH CORRECTED CLOCK PHASE OFFSET
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
12156971
|
Filing Dt:
|
06/05/2008
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
SMALL PITCH BALL GRID ARRAY OF A PACKAGE ASSEMBLY FOR USE WITH CONVENTIONAL BURN-IN SOCKETS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2011
|
Application #:
|
12163914
|
Filing Dt:
|
06/27/2008
|
Publication #:
|
|
Pub Dt:
|
12/31/2009
| | | | |
Title:
|
MULTI-PACKAGE SLOT ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
12169631
|
Filing Dt:
|
07/09/2008
|
Publication #:
|
|
Pub Dt:
|
01/14/2010
| | | | |
Title:
|
MULTIPLE FREQUENCY SYNCHRONIZED PHASE CLOCK GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
12170012
|
Filing Dt:
|
07/09/2008
|
Publication #:
|
|
Pub Dt:
|
01/14/2010
| | | | |
Title:
|
IMPEDANCE MATCHING LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2011
|
Application #:
|
12171612
|
Filing Dt:
|
07/11/2008
|
Title:
|
ASYNCHRONOUS BIPHASE MARK SIGNAL RECEIVERS AND METHODS OF OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2011
|
Application #:
|
12184189
|
Filing Dt:
|
07/31/2008
|
Title:
|
VOLTAGE AND TEMPERATURE INVARIANT CURRENT SETTING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2014
|
Application #:
|
12184987
|
Filing Dt:
|
08/01/2008
|
Publication #:
|
|
Pub Dt:
|
02/04/2010
| | | | |
Title:
|
SYSTEMS AND METHODS FOR POWER MANAGEMENT IN ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2011
|
Application #:
|
12185716
|
Filing Dt:
|
08/04/2008
|
Title:
|
POWER REDUCTION TECHNIQUE FOR BUFFERED CROSSBAR SWITCH
|
|