Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 042951/0037 | |
| Pages: | 4 |
| | Recorded: | 06/22/2017 | | |
| Attorney Dkt #: | MEMSC-012XX |
| Conveyance: | CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNEE STATE OF INCORPORATION INSIDE THE ASSIGNMENT DOCUMENT PREVIOUSLY RECORDED AT REEL: 016423 FRAME: 0944. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
11088633
|
Filing Dt:
|
03/24/2005
|
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
|
Title:
|
WAFER-LEVEL PACKAGE FOR INTEGRATED CIRCUITS
|
|
|
Assignee
|
|
|
|
|
| ONE TECHNOLOGY DRIVE |
| SUITE 325 |
| ANDOVER, MASSACHUSETTS 01810 |
|
|
Correspondence name and address
|
| |
PRETI FLAHERTY BELIVEAU & PACHIOS
|
| |
60 STATE STREET
|
| |
BOSTON, MA 02109
|
Search Results as of:
05/09/2024 07:29 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
