Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 043440/0525 | |
| Pages: | 5 |
| | Recorded: | 08/29/2017 | | |
| Attorney Dkt #: | SPN12031D1 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2018
|
Application #:
|
14971531
|
Filing Dt:
|
12/16/2015
|
|
Publication #:
|
|
Pub Dt:
|
04/21/2016
| | | | |
|
Title:
|
CHARGE TRAPPING SPLIT GATE EMBEDDED FLASH MEMORY AND ASSOCIATED METHODS
|
|
|
Assignee
|
|
|
|
|
| 915 DEGUIGNE DRIVE |
| SUNNYVALE, CALIFORNIA 94088 |
|
|
Correspondence name and address
|
| |
CYPRESS SEMICONDUCTOR CORPORATION
|
| |
198 CHAMPION COURT
|
| |
SAN JOSE, CA 95134
|
Search Results as of:
05/10/2024 11:28 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
