skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:043979/0820   Pages: 18
Recorded: 09/25/2017
Attorney Dkt #:UTACS2015SVE103
Conveyance: CORRECTIVE ASSIGNMENT TO CORRECT THE INCLUDE PATENT NUMBER 8816482 PREVIOUSLY RECORDED AT REEL: 039885 FRAME: 0541. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT.
Total properties: 47
1
Patent #:
Issue Dt:
10/28/2008
Application #:
10312589
Filing Dt:
05/19/2004
Publication #:
Pub Dt:
11/24/2005
Title:
PACKAGING OF A MICROCHIP DEVICE
2
Patent #:
Issue Dt:
04/04/2006
Application #:
10347356
Filing Dt:
01/21/2003
Publication #:
Pub Dt:
01/22/2004
Title:
MULTIPLE CHIP SEMICONDUCTOR PACKAGES
3
Patent #:
Issue Dt:
10/16/2012
Application #:
10361814
Filing Dt:
02/11/2003
Publication #:
Pub Dt:
10/23/2003
Title:
MULTIPLE DIE STACK PACKAGE
4
Patent #:
Issue Dt:
07/26/2005
Application #:
10400803
Filing Dt:
03/28/2003
Publication #:
Pub Dt:
09/30/2004
Title:
PACKAGED DEVICE WITH THERMAL ENHANCEMENT AND METHOD OF PACKAGING
5
Patent #:
Issue Dt:
04/22/2008
Application #:
10543301
Filing Dt:
07/26/2005
Publication #:
Pub Dt:
04/27/2006
Title:
MOLDED HIGH DENSITY ELECTRONIC PACKAGING STRUCTURE FOR HIGH PERFORMANCE APPLICATIONS
6
Patent #:
Issue Dt:
03/06/2012
Application #:
10721382
Filing Dt:
11/26/2003
Publication #:
Pub Dt:
06/03/2004
Title:
HIGH DENSITY CHIP SCALE LEADFRAME PACKAGE AND METHOD OF MANUFACTURING THE PACKAGE
7
Patent #:
Issue Dt:
09/19/2006
Application #:
10812058
Filing Dt:
03/30/2004
Publication #:
Pub Dt:
03/10/2005
Title:
INTEGRATED CIRCUIT PACKAGE WITH LEADFRAME ENHANCEMENT AND METHOD OF MANUFACTURING THE SAME
8
Patent #:
Issue Dt:
03/16/2010
Application #:
11260091
Filing Dt:
10/28/2005
Publication #:
Pub Dt:
08/31/2006
Title:
SEMICONDUCTOR CHIP PACKAGE AND METHOD OF MANUFACTURE
9
Patent #:
Issue Dt:
05/20/2008
Application #:
11406357
Filing Dt:
04/19/2006
Publication #:
Pub Dt:
10/25/2007
Title:
LEADFRAME ENHANCEMENT AND METHOD OF PRODUCING A MULTI-ROW SEMICONDUCTOR PACKAGE
10
Patent #:
Issue Dt:
10/18/2011
Application #:
11495781
Filing Dt:
07/31/2006
Publication #:
Pub Dt:
07/19/2007
Title:
THERMALLY ENHANCED SEMICONDUCTOR PACKAGE AND METHOD OF PRODUCING THE SAME
11
Patent #:
Issue Dt:
03/04/2008
Application #:
11536635
Filing Dt:
09/28/2006
Publication #:
Pub Dt:
03/29/2007
Title:
CAVITY CHIP PACKAGE
12
Patent #:
Issue Dt:
11/09/2010
Application #:
11579326
Filing Dt:
11/10/2008
Publication #:
Pub Dt:
03/19/2009
Title:
STRUCTURALLY-ENHANCED INTEGRATED CIRCUIT PACKAGE AND METHOD OF MANUFACTURE
13
Patent #:
Issue Dt:
10/19/2010
Application #:
11662431
Filing Dt:
08/22/2007
Publication #:
Pub Dt:
06/26/2008
Title:
MULTI-DIE IC PACKAGE AND MANUFACTURING METHOD
14
Patent #:
Issue Dt:
03/08/2016
Application #:
11846658
Filing Dt:
08/29/2007
Publication #:
Pub Dt:
03/13/2008
Title:
Method of Producing a Semiconductor Package
15
Patent #:
Issue Dt:
05/25/2010
Application #:
11846665
Filing Dt:
08/29/2007
Publication #:
Pub Dt:
03/06/2008
Title:
STACKED DIE PACKAGES
16
Patent #:
Issue Dt:
01/05/2010
Application #:
11959519
Filing Dt:
12/19/2007
Publication #:
Pub Dt:
06/26/2008
Title:
INVERTED LEAD FRAME IN SUBSTRATE
17
Patent #:
Issue Dt:
10/04/2011
Application #:
12108563
Filing Dt:
04/24/2008
Publication #:
Pub Dt:
11/20/2008
Title:
SEMICONDUCTOR PACKAGE WITH UNDER BUMP METALLIZATION ALIGNED WITH OPEN VIAS
18
Patent #:
Issue Dt:
11/02/2010
Application #:
12124830
Filing Dt:
05/21/2008
Publication #:
Pub Dt:
11/27/2008
Title:
METHOD OF ASSEMBLING A SILICON STACK SEMICONDUCTOR PACKAGE
19
Patent #:
Issue Dt:
02/08/2011
Application #:
12124880
Filing Dt:
05/21/2008
Publication #:
Pub Dt:
01/01/2009
Title:
STACKED DIE SEMICONDUCTOR PACKAGE AND METHOD OF ASSEMBLY
20
Patent #:
Issue Dt:
10/04/2011
Application #:
12125924
Filing Dt:
05/23/2008
Publication #:
Pub Dt:
11/27/2008
Title:
MOLD DESIGN AND SEMICONDUCTOR PACKAGE
21
Patent #:
Issue Dt:
11/19/2013
Application #:
12133376
Filing Dt:
06/05/2008
Publication #:
Pub Dt:
12/11/2008
Title:
THROUGH SILICON VIA DIES AND PACKAGES
22
Patent #:
Issue Dt:
03/27/2012
Application #:
12133377
Filing Dt:
06/05/2008
Publication #:
Pub Dt:
12/11/2008
Title:
VENTED DIE AND PACKAGE
23
Patent #:
Issue Dt:
08/26/2014
Application #:
12330681
Filing Dt:
12/09/2008
Publication #:
Pub Dt:
06/11/2009
Title:
FLIP-CHIP LEADFRAME SEMICONDUCTOR PACKAGE
24
Patent #:
Issue Dt:
05/24/2011
Application #:
12369429
Filing Dt:
02/11/2009
Publication #:
Pub Dt:
08/13/2009
Title:
SEMICONDUCTOR PACKAGE AND METHOD OF MAKING THE SAME
25
Patent #:
Issue Dt:
08/21/2012
Application #:
12489409
Filing Dt:
06/22/2009
Publication #:
Pub Dt:
02/04/2010
Title:
COPPER ON ORGANIC SOLDERABILITY PRESERVATIVE (OSP) INTERCONNECT AND ENHANCED WIRE BONDING PROCESS
26
Patent #:
Issue Dt:
02/26/2013
Application #:
12505552
Filing Dt:
07/20/2009
Publication #:
Pub Dt:
01/21/2010
Title:
PACKAGING STRUCTURAL MEMBER
27
Patent #:
Issue Dt:
02/14/2012
Application #:
12604613
Filing Dt:
10/23/2009
Publication #:
Pub Dt:
05/06/2010
Title:
INTERPOSER FOR SEMICONDUCTOR PACKAGE
28
Patent #:
Issue Dt:
02/11/2014
Application #:
12758820
Filing Dt:
04/13/2010
Publication #:
Pub Dt:
10/14/2010
Title:
SEMICONDUCTOR PACKAGE AND METHOD OF PACKAGING SEMICONDUCTOR DEVICES
29
Patent #:
Issue Dt:
10/01/2013
Application #:
13171421
Filing Dt:
06/28/2011
Publication #:
Pub Dt:
12/29/2011
Title:
SUBSCRIBER IDENTITY MODULE (SIM) CARD
30
Patent #:
Issue Dt:
05/06/2014
Application #:
13174923
Filing Dt:
07/01/2011
Publication #:
Pub Dt:
01/05/2012
Title:
SEMICONDUCTOR PACKAGES AND METHODS OF PACKAGING SEMICONDUCTOR DEVICES
31
Patent #:
Issue Dt:
03/19/2013
Application #:
13244630
Filing Dt:
09/25/2011
Publication #:
Pub Dt:
01/26/2012
Title:
MOLD DESIGN AND SEMICONDUCTOR PACKAGE
32
Patent #:
Issue Dt:
09/09/2014
Application #:
13295097
Filing Dt:
11/14/2011
Publication #:
Pub Dt:
05/17/2012
Title:
SEMICONDUCTOR PACKAGES AND METHODS OF PACKAGING SEMICONDUCTOR DEVICES
33
Patent #:
Issue Dt:
07/08/2014
Application #:
13347683
Filing Dt:
01/10/2012
Publication #:
Pub Dt:
05/03/2012
Title:
INTERPOSER FOR SEMICONDUCTOR PACKAGE
34
Patent #:
Issue Dt:
04/22/2014
Application #:
13360796
Filing Dt:
01/29/2012
Publication #:
Pub Dt:
08/02/2012
Title:
SEMICONDUCTOR PACKAGES AND METHODS OF PACKAGING SEMICONDUCTOR DEVICES
35
Patent #:
Issue Dt:
10/14/2014
Application #:
13467050
Filing Dt:
05/09/2012
Publication #:
Pub Dt:
08/30/2012
Title:
SEMICONDUCTOR PACKAGES AND METHODS OF PACKAGING SEMICONDUCTOR DEVICES
36
Patent #:
Issue Dt:
05/05/2015
Application #:
13681302
Filing Dt:
11/19/2012
Publication #:
Pub Dt:
05/22/2014
Title:
LEADFRAME AREA ARRAY PACKAGING TECHNOLOGY
37
Patent #:
Issue Dt:
09/22/2015
Application #:
13737923
Filing Dt:
01/09/2013
Publication #:
Pub Dt:
05/16/2013
Title:
PACKAGING STRUCTURAL MEMBER
38
Patent #:
Issue Dt:
07/21/2015
Application #:
13802769
Filing Dt:
03/14/2013
Publication #:
Pub Dt:
09/18/2014
Title:
SEMICONDUCTOR PACKAGES AND METHODS OF PACKAGING SEMICONDUCTOR DEVICES
39
Patent #:
Issue Dt:
12/23/2014
Application #:
13831964
Filing Dt:
03/15/2013
Publication #:
Pub Dt:
09/18/2014
Title:
SEMICONDUCTOR PACKAGES AND METHODS OF PACKAGING SEMICONDUCTOR DEVICES
40
Patent #:
Issue Dt:
04/04/2017
Application #:
14051417
Filing Dt:
10/10/2013
Publication #:
Pub Dt:
04/16/2015
Title:
SEMICONDUCTOR PACKAGES AND METHODS FOR FORMING SEMICONDUCTOR PACKAGE
41
Patent #:
Issue Dt:
06/03/2014
Application #:
14058310
Filing Dt:
10/21/2013
Publication #:
Pub Dt:
02/13/2014
Title:
THROUGH SILICON VIA DIES AND PACKAGES
42
Patent #:
Issue Dt:
10/20/2015
Application #:
14094763
Filing Dt:
12/02/2013
Publication #:
Pub Dt:
09/18/2014
Title:
SEMICONDUCTOR PACKAGES AND METHODS OF PACKAGING SEMICONDUCTOR DEVICES
43
Patent #:
Issue Dt:
08/25/2015
Application #:
14257013
Filing Dt:
04/21/2014
Publication #:
Pub Dt:
08/14/2014
Title:
SEMICONDUCTOR PACKAGES AND METHODS OF PACKAGING SEMICONDUCTOR DEVICES
44
Patent #:
Issue Dt:
09/15/2015
Application #:
14257017
Filing Dt:
04/21/2014
Publication #:
Pub Dt:
08/14/2014
Title:
SEMICONDUCTOR PACKAGES AND METHODS OF PACKAGING SEMICONDUCTOR DEVICES
45
Patent #:
Issue Dt:
04/12/2016
Application #:
14521481
Filing Dt:
10/23/2014
Publication #:
Pub Dt:
03/05/2015
Title:
SEMICONDUCTOR PACKAGES AND METHODS OF PACKAGING SEMICONDUCTOR DEVICES
46
Patent #:
Issue Dt:
07/12/2016
Application #:
14561157
Filing Dt:
12/04/2014
Publication #:
Pub Dt:
03/26/2015
Title:
SEMICONDUCTOR PACKAGES AND METHODS OF PACKAGING SEMICONDUCTOR DEVICES
47
Patent #:
Issue Dt:
10/18/2016
Application #:
14678840
Filing Dt:
04/03/2015
Publication #:
Pub Dt:
07/30/2015
Title:
LEADFRAME AREA ARRAY PACKAGING TECHNOLOGY
Assignor
1
Exec Dt:
05/08/2015
Assignee
1
22 ANG MO KIO INDUSTRIAL PARK 2
SINGAPORE, SINGAPORE 569506
Correspondence name and address
HORIZON IP PTE. LTD.
7500A BEACH ROAD, #04-306/308
THE PLAZA
SINGAPORE, SINGAPORE

Search Results as of: 05/22/2024 07:59 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT