Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 044001/0160 | |
| Pages: | 6 |
| | Recorded: | 11/01/2017 | | |
| Attorney Dkt #: | DORA-58247 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2019
|
Application #:
|
15570981
|
Filing Dt:
|
10/31/2017
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2018
| | | | |
|
Title:
|
MEMORY CELL, SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE, AND METHOD FOR MANUFACTURING SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
Assignee
|
|
|
|
|
| 30-9, OGAWAHIGASHICHO 1-CHOME |
| KODAIRA-SHI, TOKYO, JAPAN 187-0031 |
|
|
Correspondence name and address
|
| |
PEARNE & GORDON LLP
|
| |
1801 EAST 9TH STREET
|
| |
SUITE 1200
|
| |
CLEVELAND, OH 44114-3108
|
Search Results as of:
05/01/2024 08:52 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
