Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 044045/0151 | |
| Pages: | 3 |
| | Recorded: | 11/06/2017 | | |
| Attorney Dkt #: | 111327.00014 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2018
|
Application #:
|
15572140
|
Filing Dt:
|
11/06/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/10/2018
| | | | |
|
Title:
|
PROGRAMMABLE LOGIC DEVICE, METHOD FOR VERIFYING ERROR OF PROGRAMMABLE LOGIC DEVICE, AND METHOD FOR FORMING CIRCUIT OF PROGRAMMABLE LOGIC DEVICE
|
|
|
Assignee
|
|
|
|
|
| 4-35-302, MOTOHAMA-CHO |
| YOKOHAMA-SHI |
| KANAGAWA, JAPAN 231-0004 |
|
|
Correspondence name and address
|
| |
FOX ROTHSCHILD LLP PRINCETON PIKE CORPOR
|
| |
997 LENOX DRIVE
|
| |
BLDG. #3
|
| |
LAWRENCEVILLE, NJ 08648
|
Search Results as of:
05/08/2024 01:57 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
