Total properties:
545
Page
1
of
6
Pages:
1 2 3 4 5 6
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/1996
|
Application #:
|
07308401
|
Filing Dt:
|
02/09/1989
|
|
Title:
|
SYSTEM FOR MULTIPROCESSOR COMMUNICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/1993
|
Application #:
|
07459083
|
Filing Dt:
|
12/29/1989
|
|
Title:
|
CLUSTER ARCHITECTURE FOR A HIGHLY PARALLEL SCALAR/VECTOR MULRIPROCESSOR SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/1992
|
Application #:
|
07536198
|
Filing Dt:
|
06/11/1990
|
|
Title:
|
GLOBAL REGISTERS FOR A MULTIPROCESSOR SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1993
|
Application #:
|
07537466
|
Filing Dt:
|
06/11/1990
|
|
Title:
|
SYSTEM AND METHOD FOR CONTROLLING A HIGHLY PARALLEL MULTIPROCESSOR USING AN ANARCHY BASED SCHEDULER FOR PARALLEL EXECUTION THREAD SCHEDULING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
07710146
|
Filing Dt:
|
06/04/1991
|
|
Title:
|
METHOD AND APPARATUS FOR MEMORY ACCESS IN A MATRIX PROCESSOR COMPUTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/1995
|
Application #:
|
07788496
|
Filing Dt:
|
11/06/1991
|
|
Title:
|
FIBER OPTIC CHANNEL EXTENDER INTERFACE METHOD AND APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/1995
|
Application #:
|
07912964
|
Filing Dt:
|
07/10/1992
|
|
Title:
|
METHOD AND APPARATUS FOR A UNIFIED PARALLEL PROCESSING ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/1996
|
Application #:
|
07923086
|
Filing Dt:
|
07/31/1992
|
|
Title:
|
METHOD FOR CLOCKING FUNCTIONAL UNITS IN ONE CYCLE BY USING A SINGLE CLOCK FOR ROUTING CLOCK INPUTS TO INITIATE RECEIVE OPERATIONS PRIOR TO TRANSMIT OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/1996
|
Application #:
|
07983979
|
Filing Dt:
|
11/30/1992
|
|
Title:
|
DIRECTION ORDER PRIORITY ROUTING OF PACKETS BETWEEN NODES IN A NETWORKED SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
08003000
|
Filing Dt:
|
01/11/1993
|
|
Title:
|
METHOD AND APPARATUS FOR USER SIDE SCHEDULING IN A MULTIPROCESSOR OPERATING SYSTEM PROGRAM THAT IMPLEMENTS DISTRIBUTIVE SCHEDULING OF PROCESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1993
|
Application #:
|
08009576
|
Filing Dt:
|
01/26/1993
|
|
Title:
|
RETAINING AND RELEASE MECHANISM FOR COMPUTER STORAGE DEVICES INCLUDING A PAWL LATCH ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/1996
|
Application #:
|
08027049
|
Filing Dt:
|
03/05/1993
|
|
Title:
|
OPTICAL CLOCK DISTRIBUTION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1993
|
Application #:
|
08049803
|
Filing Dt:
|
04/21/1993
|
|
Title:
|
HIGH MEMORY CAPACITY DRAM SIMM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/1996
|
Application #:
|
08128080
|
Filing Dt:
|
09/29/1993
|
|
Title:
|
A SYSTEM AND METHOD OF IMPLEMENTING READ RESOURCES TO MAINTAIN CACHE COHERENCY IN A MULTIPROCESSOR ENVIRONMENT PERMITTING SPLIT TRANSACTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/1997
|
Application #:
|
08128081
|
Filing Dt:
|
09/29/1993
|
|
Title:
|
SYSTEM AND METHOD FOR PIGGYBACKING OF READ RESPONSES ON A SHARED MEMORY MULTIPROCESSOR BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/1996
|
Application #:
|
08128082
|
Filing Dt:
|
09/29/1993
|
|
Title:
|
A SYSTEM AND METHOD FOR FAIR ARBITRATION ON A MULTI-DOMAIN MULTIPROCESSOR BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/1996
|
Application #:
|
08128720
|
Filing Dt:
|
09/30/1993
|
|
Title:
|
SYSTEM AND METHOD FOR GENERATING A READ-MODIFY-WRITE OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/1996
|
Application #:
|
08141259
|
Filing Dt:
|
10/22/1993
|
|
Title:
|
METHOD AND APPARATUS FOR LOCKING SHARED MEMORY LOCATIONS IN MULTIPROCESSING SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1998
|
Application #:
|
08165118
|
Filing Dt:
|
12/10/1993
|
|
Title:
|
SYSTEM AND METHOD OF ADDRESSING DISTRIBUTED MEMORY WITHIN A MASSIVELY PARALLEL PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/1995
|
Application #:
|
08165265
|
Filing Dt:
|
12/10/1993
|
|
Title:
|
BARRIER SYNCHRONIZATION FOR DISTRIBUTED MEMORY MASSIVELY PARALLEL PROCESSING SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/1996
|
Application #:
|
08165266
|
Filing Dt:
|
12/10/1993
|
|
Title:
|
SYSTEM FOR ALLOCATING MESSAGES BETWEEN VIRTUAL CHANNELS TO AVOID DEADLOCK AND TO OPTIMIZE THE AMOUNT OF MESSAGE TRAFFIC ON EACH TYPE OF VIRTUAL CHANNEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/1996
|
Application #:
|
08165379
|
Filing Dt:
|
12/10/1993
|
|
Title:
|
METHOD FOR THE DYNAMIC ALLOCATION OF ARRAY SIZES IN A MULTIPROCESSOR SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/1997
|
Application #:
|
08165388
|
Filing Dt:
|
12/10/1993
|
|
Title:
|
RECURSIVE ADDRESS CENTRIFUGE FOR DISTRIBUTED MEMORY MASSIVELY PARALLEL PROCESSING SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/1995
|
Application #:
|
08165747
|
Filing Dt:
|
12/10/1993
|
|
Title:
|
REPETITIVE SIGNAL DETECTOR FOR PREVENTING THERMAL RUNAWAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1998
|
Application #:
|
08165814
|
Filing Dt:
|
12/13/1993
|
|
Title:
|
VIRTUAL TO LOGICAL TO PHYSICAL ADDRESS TRANSLATION FOR DISTRIBUTED MEMORY MASSIVELY PARALLEL PROCESSING SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/1996
|
Application #:
|
08166293
|
Filing Dt:
|
12/13/1993
|
|
Title:
|
METHOD OF MANAGING DISTRIBUTED MEMORY WITHIN A MASSIVELY PARALLEL PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/1996
|
Application #:
|
08166443
|
Filing Dt:
|
12/13/1993
|
|
Title:
|
MESSAGING FACILITY WITH HARDWARE TAIL POINTER AND SOFTWARE IMPLEMENTED HEAD POINTER MESSAGE QUEUE FOR DISTRIBUTED MEMORY MASSIVELY PARALLEL PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/1998
|
Application #:
|
08166451
|
Filing Dt:
|
12/13/1993
|
|
Title:
|
METHOD FOR THE DYNAMIC ALLOCATION OF PAGE SIZES IN VIRTUAL MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/1996
|
Application #:
|
08168166
|
Filing Dt:
|
12/17/1993
|
|
Title:
|
DISK DRIVE BRACKET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08205990
|
Filing Dt:
|
03/04/1994
|
|
Title:
|
ARRANGEMENT FOR MODIFYING ELECTRICAL PRINTED CIRCUIT BOARDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/1996
|
Application #:
|
08218997
|
Filing Dt:
|
03/29/1994
|
|
Title:
|
VECTOR SHIFT FUNCTIONAL UNIT FOR SUCCESSIVELY SHIFTING OPERANDS STORED IN A VECTOR REGISTER BY CORRESPONDING SHIFT COUNTS STORED IN ANOTHER VECTOR REGISTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/1995
|
Application #:
|
08250375
|
Filing Dt:
|
05/27/1994
|
|
Title:
|
FIBER OPTIC CHANNEL EXTENDER INTERFACE METHOD AND APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/1996
|
Application #:
|
08268660
|
Filing Dt:
|
06/29/1994
|
|
Title:
|
INTERLEAVED MEMORY ACCESS SYSTEM HAVING VARIABLE-SIZED SEGMENTS LOGICAL ADDRESS SPACES AND MEANS FOR DIVIDING/MAPPING PHYSICAL ADDRESS INTO HIGHER AND LOWER ORDER ADDRESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/1997
|
Application #:
|
08331730
|
Filing Dt:
|
10/31/1994
|
|
Title:
|
EXTENDIBLE CLOCK MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08333133
|
Filing Dt:
|
11/01/1994
|
|
Title:
|
STREAM BUFFERS FOR HIGH-PERFORMANCE COMPUTER MEMORY SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
08340238
|
Filing Dt:
|
11/16/1994
|
|
Title:
|
APPARATUS AND METHOD FOR TESTING USING CLOCKED TEST ACCESS PORT CONTROLLER FOR LEVEL SENSITIVE SCAN DESIGNS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/1998
|
Application #:
|
08348056
|
Filing Dt:
|
12/01/1994
|
|
Title:
|
ASSOCIATIVE SCALAR DATA CACHE WITH WRITE-THROUGH CAPABILITIES FOR A VECTOR PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/1996
|
Application #:
|
08379123
|
Filing Dt:
|
01/27/1995
|
|
Title:
|
METHOD AND APPARATUS FOR ACCESSING GLOBAL REGISTERS IN A MULTIPROCESSOR SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/1996
|
Application #:
|
08406571
|
Filing Dt:
|
03/20/1995
|
|
Title:
|
BOUNDARY SCAN TESTING USING CLOCKED SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/1997
|
Application #:
|
08407808
|
Filing Dt:
|
03/20/1995
|
|
Title:
|
COMMUNICATION PROTOCOL FOR TRANSFERRING INFORMATION ACROSS A #S SERIAL COMMUNICATION LINK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/1997
|
Application #:
|
08421566
|
Filing Dt:
|
04/13/1995
|
|
Title:
|
ADAPTIVE ROUTING MECHANISM FOR TORUS INTERCONNECTION NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/1997
|
Application #:
|
08422072
|
Filing Dt:
|
04/13/1995
|
|
Title:
|
SYSTEM FOR RANDOMLY MODIFYING VIRTUAL CHANNEL ALLOCATION AND ACCEPTING THE RANDOM MODIFICATION BASED ON THE COST FUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/1997
|
Application #:
|
08435451
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
HIERARCHICAL FAT HYPERCUBE ARCHITECTURE FOR PARALLEL PROCESSING SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1998
|
Application #:
|
08435452
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
PROGRAMMABLE, DISTRIBUTED NETWORK ROUTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1998
|
Application #:
|
08435453
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
A SYSTEM AND METHOD FOR THE SYNCHRONOUS TRANSMISSION OF DATA IN A COMMUNICATION NETWORK UTILIZING A SOURCE CLOCK SIGNAL TO LATCH SERIAL DATA INTO FIRST REGISTERS AND A HANDSHAKE SIGNAL TO LATCH PARALLEL DATA INTO SECOND REGISTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08435455
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
DISTRIBUTED GLOBAL CLOCK SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/1998
|
Application #:
|
08435459
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
SYSTEM AND METHOD FOR MAINTAINING COHERENCY OF VIRTUAL-TO-PHYSICAL MEMORY TRANLATIONS IN A MULTIPROCESSOR COMPUTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/1997
|
Application #:
|
08435460
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
DIRECTORY-BASED COHERENCE PROTOCOL ALLOWING EFFICIENT DROPPING OF CLEAN-EXCLUSIVE DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
08435462
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
SYSTEM AND METHOD FOR MULTIPROCESSOR PARTITIONING TO SUPPORT HIGH AVAILABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/1997
|
Application #:
|
08435463
|
Filing Dt:
|
05/05/1995
|
|
Title:
|
CACHE COHERENCY USING FLEXIBLE DIRECTORY BIT VECTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1998
|
Application #:
|
08450251
|
Filing Dt:
|
05/25/1995
|
|
Title:
|
BARRIER AND EUREKA SYNCHRONIZATION ARCHITECTURE FOR MULTIPROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1998
|
Application #:
|
08520408
|
Filing Dt:
|
08/29/1995
|
|
Title:
|
HEATSINK AND METHOD OF FORMING A HEATSINK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/1998
|
Application #:
|
08521566
|
Filing Dt:
|
08/30/1995
|
|
Title:
|
VECTOR WORD SHIFT BY VO SHIFT COUNT IN VECTOR SUPERCOMPUTER PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08539524
|
Filing Dt:
|
10/06/1995
|
|
Title:
|
SYSTEM AND MERTHOD FOR UNCACHED STORE BUFFERING IN A MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/1997
|
Application #:
|
08541803
|
Filing Dt:
|
10/10/1995
|
|
Title:
|
CONFIGURING OF NETWORKED SYSTEM TO PERMIT REPLACEMENT OF FAILED NODES AND SELECTION OF ALTERNATE PATHS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1998
|
Application #:
|
08544537
|
Filing Dt:
|
10/18/1995
|
|
Title:
|
ACKNOWLEDGE TRIGGERED FORWARDING OF EXTERNAL BLOCK DATA RESPONSES IN A MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
08550992
|
Filing Dt:
|
10/31/1995
|
|
Title:
|
VIRTUAL MAINTENANCE NETWORK IN MULTIPROCESSING SYSTEM HAVING A NON- FLOW CONTROLLED VIRTUAL MAINTENANCE CHANNEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/1998
|
Application #:
|
08551070
|
Filing Dt:
|
10/19/1995
|
|
Title:
|
NIGH PERFORMANCE SINUSOIDAL HEAT SINK FOR HEAT REMOVAL FROM ELECTRONIC EQUIPMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1998
|
Application #:
|
08551493
|
Filing Dt:
|
11/01/1995
|
|
Title:
|
METHOD AND APPARATUS FOR SEGMENTING A DATABASE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/1997
|
Application #:
|
08552801
|
Filing Dt:
|
11/03/1995
|
|
Title:
|
HIGH PERFORMANCE SPIRAL HEAT SINK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/1997
|
Application #:
|
08564404
|
Filing Dt:
|
11/29/1995
|
|
Title:
|
READILY REMOVABLE HEAT SINK ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/1997
|
Application #:
|
08567082
|
Filing Dt:
|
12/04/1995
|
|
Title:
|
SCAN CHAIN FOR SHITING THE STATE OF A PROCESSOR INTO MEMORY AT A SPECIFIED POINT DURING SYSTEM OPERATION FOR TESTING PURPOSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08573494
|
Filing Dt:
|
12/15/1995
|
|
Title:
|
MESSAGE-PASSING MULTIPROCESSOR SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/1997
|
Application #:
|
08578997
|
Filing Dt:
|
12/27/1995
|
|
Title:
|
A SYSTEM AND METHOD OF IMPLEMENTING READ RESOURCES TO MAINTAIN CACHE COHERENCY IN A MULTIPROCESSOR ENVIRONMENT PERMITTING SPLIT TRANSACTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/1998
|
Application #:
|
08589532
|
Filing Dt:
|
01/22/1996
|
|
Title:
|
PROCESSOR-INCLUSIVE MEMORY MODULE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/1998
|
Application #:
|
08592736
|
Filing Dt:
|
01/26/1996
|
|
Title:
|
SYSTEM AND METHOD TO REDUCE PHASE OFFSET AND PHASE JITTER IN PHASE-LOCKED AND DELAY-LOCKED LOOPS USING SELF-BIASED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/1997
|
Application #:
|
08592890
|
Filing Dt:
|
01/29/1996
|
|
Title:
|
SINGLE CONNECTOR ATTACHMENT DRIVE SLED ASSEMBLY HAVING LIGHT PIPE COUPLED TO A RAIL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1998
|
Application #:
|
08595528
|
Filing Dt:
|
02/01/1996
|
|
Title:
|
TRANSPARENT RELOCATION OF REAL MEMORY ADDRESSES IN THE MAIN MEMORY OF A DATA PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08604839
|
Filing Dt:
|
02/22/1996
|
|
Title:
|
DAUGHTER CARD ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2001
|
Application #:
|
08604841
|
Filing Dt:
|
02/22/1996
|
|
Title:
|
AIR OR LIQUID COOLED COMPUTER MODULE COLD PLATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08604918
|
Filing Dt:
|
02/22/1996
|
|
Title:
|
COOLING CAP METHOD AND APPARATUS FOR TAB PACKAGED INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1998
|
Application #:
|
08605355
|
Filing Dt:
|
02/22/1996
|
|
Title:
|
COOLING APPROACH FOR HIGH POWER INTEGRATED CIRCUITS MOUNTED ON PRINTED CIRCUIT BOARDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
08606291
|
Filing Dt:
|
02/23/1996
|
|
Title:
|
BGA LAND PATTERN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08609068
|
Filing Dt:
|
02/29/1996
|
|
Title:
|
SYSTEM AND METHOD TO REDUCE JITTER IN DIGITAL DELAY-LOCKED LOOPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1998
|
Application #:
|
08611785
|
Filing Dt:
|
03/06/1996
|
|
Title:
|
PROCEDURE AND SYSTEM FOR PLACEMENT OPTIMIZATION OF CELLS WITHIN CIRCUIT BLOCKS BY OPTIMIZING PLACEMENT OF INPUT/OUTPUT PORTS WITHIN AN INTEGRATED CIRCUIT DESIGN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1999
|
Application #:
|
08614859
|
Filing Dt:
|
03/13/1996
|
|
Title:
|
MASSIVELY PARALLEL PROCESSING SYSTEM USING TWO DATA PATHS: ONE CONNECTING ROUTER CIRCUIT TO THE INTERCONNECT NETWORK AND THE OTHER CONNECTING ROUTER CIRCUIT TO I/O CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
08614860
|
Filing Dt:
|
03/13/1996
|
|
Title:
|
SYSTEM AND METHOD FOR FAULT-TOLERANT TRANSMISSION OF DATA WITHIN A DUAL RING NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/1998
|
Application #:
|
08615694
|
Filing Dt:
|
03/13/1996
|
|
Title:
|
MESSAGING IN DISTRIBUTED MEMORY MULTIPROCESSING SYSTEM HAVING SHELL CIRCUITRY FOR ATOMIC CONTROL OF MESSAGE STORAGE QUEUE'S TAIL POINTER STRUCTURE IN LOCAL MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08615700
|
Filing Dt:
|
03/13/1996
|
|
Title:
|
ADAPTIVE CONGESTION CONTROL MECHANISM FOR MODULAR COMPUTER NETWORKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08638186
|
Filing Dt:
|
04/26/1996
|
|
Title:
|
MULTI-CONFIGURABLE PUSH-PULL/OPEN-DRAIN DRIVER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/1998
|
Application #:
|
08649769
|
Filing Dt:
|
05/15/1996
|
|
Title:
|
HEAT SINK WITH INTEGRAL ATTACHMENT MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08650336
|
Filing Dt:
|
05/20/1996
|
|
Title:
|
RAID-5 PARITY GENERATION AND DATA RECONSTRUCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/1997
|
Application #:
|
08650337
|
Filing Dt:
|
05/20/1996
|
|
Title:
|
METHOD AND APPARATUS FOR ADJUSTING THE POWER SUPPLY VOLTAGE PROVIDED TO A MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08650630
|
Filing Dt:
|
05/20/1996
|
|
Title:
|
A SYSTEM FOR ARBITRATING PACKETIZED DATA FROM THE NETWORK TO THE PERIPHERAL RESOURCES AND PRIORITIZING THE DISPATCHING OF PACKETS ONTO THE NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/1999
|
Application #:
|
08650632
|
Filing Dt:
|
05/20/1996
|
|
Title:
|
A RAID SYSTEM USING I/O BUFFER SEGMENT TO TEMPORARY STORE STRIPED AND PARITY DATA AND CONNECTING ALL DISK DRIVES VIA A SINGLE TIME MULTIPLEXED NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/1998
|
Application #:
|
08661908
|
Filing Dt:
|
06/12/1996
|
|
Title:
|
NETWORKED MULTIPROCESSOR SYSTEM WITH GLOBAL DISTRIBUTED MEMORY AND BLOCK TRANSFER ENGINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/1998
|
Application #:
|
08662868
|
Filing Dt:
|
06/12/1996
|
|
Title:
|
MULTIPROCESSOR COMPUTER SYSTEM WITH INTERLEAVED PROCESSING ELEMENT NODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1999
|
Application #:
|
08673436
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
METHOD AND APPARATUS FOR REMOVING POWER-OF-TWO RESTRICTIONS ON DISTRIBUTED ADDRESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08675849
|
Filing Dt:
|
07/03/1996
|
|
Title:
|
APPARATUS AND METHOD FOR DETERMINING THE SPEED OF A SEMICONDUCTOR CHIP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1998
|
Application #:
|
08688501
|
Filing Dt:
|
07/29/1996
|
|
Title:
|
APPARATUS AND METHOD FOR DYNAMIC CENTRAL PROCESSING UNIT CLOCK ADJUSTMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/1998
|
Application #:
|
08697073
|
Filing Dt:
|
08/19/1996
|
|
Title:
|
BULKHEAD GASKET ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
08706808
|
Filing Dt:
|
09/03/1996
|
|
Title:
|
DENSITY DEPENDENT VECTOR MASK OPERATION CONTROL APPARATUS AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/1999
|
Application #:
|
08708298
|
Filing Dt:
|
09/04/1996
|
|
Title:
|
METHOD TO PIPELINE WRITE MISSES IN SHARED CACHE MULTIPROCESSOR SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/1998
|
Application #:
|
08713283
|
Filing Dt:
|
09/12/1996
|
|
Title:
|
COMPRESSION CONNECTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
08713602
|
Filing Dt:
|
09/13/1996
|
|
Title:
|
DIRECT MEMORY ACCESS APPARATUS FOR TRANSFERRING A BLOCK OF DATA HAVING DISCONTINUOUS ADDRESSES USING AN ADDRESS CALCULATING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1999
|
Application #:
|
08716928
|
Filing Dt:
|
09/23/1996
|
|
Title:
|
RESILIENT PANEL FOR HOUSING A MACHINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
08716951
|
Filing Dt:
|
09/08/1996
|
|
Title:
|
AN UPSTREAM SITUATED APPARATUS AND METHOD WITHIN A COMPUTER SYSTEM FOR CONTROLLING DATA FLOW TO A DOWNSTREAM SITUATED INPUT/OUTPUT UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08716972
|
Filing Dt:
|
09/20/1996
|
|
Title:
|
INSTRUCTION METHODS FOR PERFORMING DATA FORMATTING WHILE MOVING DATA BETWEEN MEMORY AND A VECTOR REGISTER FILE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
08717580
|
Filing Dt:
|
09/23/1996
|
|
Title:
|
PACKET SWITCHED ROUTER ARCHITECTURE FOR PROVIDING MULTIPLE SIMULTANEOUS COMMUNICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/1998
|
Application #:
|
08717581
|
Filing Dt:
|
09/23/1996
|
|
Title:
|
GUARANTEED BANDWIDTH ALLOCATION METHOD IN A COMPUTER SYSTEM FOR INPUT/OUTPUT DATA TRANSFERS
|
|
