|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09654689
|
Filing Dt:
|
09/05/2000
|
|
Title:
|
INTEGRATED CIRCUIT ISOLATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09659668
|
Filing Dt:
|
09/11/2000
|
|
Title:
|
METHOD OF FABRICATING A DIELECTRIC LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09661465
|
Filing Dt:
|
09/13/2000
|
|
Title:
|
PROCESS FOR PLANARIZATION OF INTEGRATED CIRCUIT STRUCTURE WHICH INHIBITS CRACKING OF LOW DIELECTRIC CONSTANT DIELECTRIC MATERIAL ADJACENT UNDERLYING RAISED STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
09665279
|
Filing Dt:
|
09/19/2000
|
|
Title:
|
APPARATUS AND METHOD FOR RECLAMATION OF USED POLISHING SLURRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
09666507
|
Filing Dt:
|
09/20/2000
|
|
Title:
|
EXHAUST FLOW CONTROL SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09675109
|
Filing Dt:
|
09/28/2000
|
|
Title:
|
REDUCED SOFT ERROR RATE (SER) CONSTRUCTION FOR INTEGRATED CIRCUIT STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
09692012
|
Filing Dt:
|
10/19/2000
|
|
Title:
|
DUAL LEVEL GATE PROCESS FOR HOT CARRIER CONTROL IN DOUBLE DIFFUSED MOS TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2001
|
Application #:
|
09698375
|
Filing Dt:
|
10/26/2000
|
|
Title:
|
Method for making a photoresist layer having increased resistance to blistering, peeling, lifting, or reticulation
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09703616
|
Filing Dt:
|
10/30/2000
|
|
Title:
|
PROCESS FOR CMP REMOVAL OF EXCESS TRENCH OR VIA FILLER METAL WHICH INHIBITS FORMATION OF CONCAVE REGIONS ON OXIDE SURFACE OF INTEGRATED CIRCUIT STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09704200
|
Filing Dt:
|
10/31/2000
|
|
Title:
|
PROCESS FOR FORMING INTEGRATED CIRCUIT STRUCTURE WITH LOW DIELECTRIC CONSTANT MATERIAL BETWEEN CLOSELY SPACED APART METAL LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09706286
|
Filing Dt:
|
11/03/2000
|
|
Title:
|
PROCESS MONITOR WITH STATISTICALLY SELECTED RING OSCILLATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09706319
|
Filing Dt:
|
11/03/2000
|
|
Title:
|
Integrated circuits with tub-ties and shallow trench isolation
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2003
|
Application #:
|
09713106
|
Filing Dt:
|
11/15/2000
|
|
Title:
|
A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
09713504
|
Filing Dt:
|
11/15/2000
|
|
Title:
|
METHOD FOR AVOIDING NOTCHING IN A SEMICONDUCTOR INTERCONNECT DURING A METAL ETCHING STEP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2003
|
Application #:
|
09714000
|
Filing Dt:
|
11/15/2000
|
|
Title:
|
PROCESS FOR FORMING PLANARIZED ISOLATION TRENCH IN INTEGRATED CIRCUIT STRUCTURE ON SEMICONDUCTOR SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
09715651
|
Filing Dt:
|
11/17/2000
|
|
Title:
|
METHOD FOR MAKING A RADIO FREQUENCY COMPONENT AND COMPONENT PRODUCED THEREBY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09718935
|
Filing Dt:
|
11/21/2000
|
|
Title:
|
SEMICONDUCTOR POLISHING PAD ALIGNMENT DEVICE FOR A POLISHING APPARATUS AND METHOD OF USE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09723557
|
Filing Dt:
|
11/28/2000
|
|
Title:
|
BARRIER FOR COPPER METALLIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
09724225
|
Filing Dt:
|
11/28/2000
|
|
Title:
|
METHOD OF REDUCING SILICON OXYNITRIDE GATE INSULATOR THICKNESS IN SOME TRANSISTORS OF A HYBIRD INTEGRATED CIRCUIT TO OBTAIN INCREASED DIFFERENTIAL IN GATE INSULATOR THICKNESS WITH OTHER TRANSISTORS OF THE HYBIRD CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09724444
|
Filing Dt:
|
11/28/2000
|
|
Title:
|
SILICON GERMANIUM CMOS CHANNEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09727325
|
Filing Dt:
|
11/30/2000
|
|
Publication #:
|
|
Pub Dt:
|
05/30/2002
| | | | |
|
Title:
|
INTEGRATED CIRCUIT FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09727326
|
Filing Dt:
|
11/30/2000
|
|
Publication #:
|
|
Pub Dt:
|
05/30/2002
| | | | |
|
Title:
|
METHOD FOR CLEANING TUNGSTEN FROM DEPOSITION WALL CHAMBERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09730704
|
Filing Dt:
|
12/06/2000
|
|
Publication #:
|
|
Pub Dt:
|
06/14/2001
| | | | |
|
Title:
|
CMP SLURRY RECYCLING APPARATUS AND METHOD FOR RECYCLING CMP SLURRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
09731402
|
Filing Dt:
|
02/06/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/08/2002
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR CONDITIONING A POLISHING PAD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09735084
|
Filing Dt:
|
12/11/2000
|
|
Title:
|
ETCH RESISTANT SHALLOW TRENCH ISOLATION IN A SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09737717
|
Filing Dt:
|
12/15/2000
|
|
Publication #:
|
|
Pub Dt:
|
06/20/2002
| | | | |
|
Title:
|
METHOD OF CLEANING A SEMICONDUCTOR WAFER WITH A CLEANING BRUSH ASSEMBLY HAVING A CONTRACTIBLE AN EXPANDABLE ARBOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09741667
|
Filing Dt:
|
12/19/2000
|
|
Publication #:
|
|
Pub Dt:
|
10/18/2001
| | | | |
|
Title:
|
VIRTUAL-GROUND, SPLIT-GATE FLASH MEMORY CELL ARRANGEMENTS AND METHOD FOR PRODUCING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
09742855
|
Filing Dt:
|
12/19/2000
|
|
Publication #:
|
|
Pub Dt:
|
07/31/2003
| | | | |
|
Title:
|
OPTICAL STRUCTURES AND METHODS FOR X-RAY APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2003
|
Application #:
|
09745236
|
Filing Dt:
|
12/19/2000
|
|
Publication #:
|
|
Pub Dt:
|
11/22/2001
| | | | |
|
Title:
|
X-RAY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09750639
|
Filing Dt:
|
12/28/2000
|
|
Title:
|
ARRANGEMENT AND METHOD FOR POLISHING A SURFACE OF A SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2011
|
Application #:
|
09755826
|
Filing Dt:
|
01/04/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/13/2001
| | | | |
|
Title:
|
METHOD OF MANUFACTURING A LATERALLY DIFFUSED METAL OXIDE SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
09758603
|
Filing Dt:
|
01/12/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/20/2003
| | | | |
|
Title:
|
ROUTING TECHNIQUE TO ADJUST CLOCK SKEW
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09759120
|
Filing Dt:
|
01/12/2001
|
|
Publication #:
|
|
Pub Dt:
|
07/18/2002
| | | | |
|
Title:
|
HETEROJUNCTION BIPOLAR TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09771621
|
Filing Dt:
|
01/30/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/01/2002
| | | | |
|
Title:
|
ALIGNMENT MARK FABRICATION PROCESS TO LIMIT ACCUMULATION OF ERRORS IN LEVEL TO LEVEL OVERLAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2004
|
Application #:
|
09777996
|
Filing Dt:
|
02/06/2001
|
|
Title:
|
CLUSTER TOOL REPORTING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09785756
|
Filing Dt:
|
02/16/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/22/2002
| | | | |
|
Title:
|
COMPOSITE POLISHING PADS FOR CHEMICAL-MECHANICAL POLISHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
09789254
|
Filing Dt:
|
02/20/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/23/2001
| | | | |
|
Title:
|
METHOD FOR FABRICATING A MERGED INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
09790821
|
Filing Dt:
|
02/22/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/28/2001
| | | | |
|
Title:
|
PROCESS FOR MAKING INTEGRATED CIRCUIT STRUCTURE WITH THIN DIELECTRIC BETWEEN AT LEAST LOCAL INTERCONNECT LEVEL AND FIRST METAL INTERCONNECT LEVEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
09792266
|
Filing Dt:
|
02/23/2001
|
|
Publication #:
|
|
Pub Dt:
|
08/29/2002
| | | | |
|
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09792321
|
Filing Dt:
|
02/23/2001
|
|
Title:
|
METHOD OF PROTECTING ACID-CATALYZED PHOTORESIST FROM CHIP-GENERATED BASIC CONTAMINANTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09804783
|
Filing Dt:
|
03/13/2001
|
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
|
Title:
|
METAL PLANARIZATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09808441
|
Filing Dt:
|
03/14/2001
|
|
Title:
|
POWER MESH BRIDGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2005
|
Application #:
|
09809379
|
Filing Dt:
|
03/15/2001
|
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
|
Title:
|
METHOD FOR DETECTING DEFECTS IN A MATERIAL AND A SYSTEM FOR ACCOMPLISHING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09817642
|
Filing Dt:
|
03/26/2001
|
|
Title:
|
CONCENTRIC METAL DENSITY POWER ROUTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2003
|
Application #:
|
09821506
|
Filing Dt:
|
03/29/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
|
Title:
|
APPARATUS FOR DETECTING WETNESS OF A SEMICONDUCTOR WAFER CLEANING BRUSH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
09844531
|
Filing Dt:
|
04/27/2001
|
|
Title:
|
ANALOG CAPACITOR DUAL DAMASCENE PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09848758
|
Filing Dt:
|
05/02/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/07/2002
| | | | |
|
Title:
|
PROCESS FOR FORMING METAL-FILLED OPENINGS IN LOW DIELECTRIC CONSTANT DIELECTRIC MATERIAL WHILE INHIBITING VIA POISONING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09859316
|
Filing Dt:
|
05/17/2001
|
|
Title:
|
WAFER TESTABLE INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09865124
|
Filing Dt:
|
05/24/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/28/2002
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING NON-POWER ENHANCED AND POWER ENHANCED METAL OXIDE SEMICONDUCTOR DEVICES AND A METHOD OF MANUFACTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
09867202
|
Filing Dt:
|
05/29/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/10/2002
| | | | |
|
Title:
|
METHOD OF FORMING AN ALIGNMENT FEATURE IN OR ON A MULTI-LAYERED SEMICONDUCTOR STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09878657
|
Filing Dt:
|
06/11/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/11/2001
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE STRUCTURE INCLUDING A TANTALUM PENTOXIDE LAYER SANDWICHED BETWEEN SILICON NITRIDE LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
09878820
|
Filing Dt:
|
06/11/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/12/2002
| | | | |
|
Title:
|
PLASMA TREATMENT SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09879642
|
Filing Dt:
|
06/12/2001
|
|
Title:
|
METHOD AND APPRATUS FOR REMOVING PHOTORESIST EDGE BEADS FROM THIN FILM SUBSTRATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
09879783
|
Filing Dt:
|
06/12/2001
|
|
Title:
|
COMPOSITION WITH EMC SHIELDING CHARACTERISTICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2005
|
Application #:
|
09881151
|
Filing Dt:
|
06/14/2001
|
|
Title:
|
CONVERTER DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09882124
|
Filing Dt:
|
06/14/2001
|
|
Title:
|
PROCESS FOR SELECTIVE POLISHING OF METAL-FILLED TRENCHES OF INTEGRATED CIRCUIT STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
09882623
|
Filing Dt:
|
06/15/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
|
Title:
|
METHOD OF CONVERTING A METAL OXIDE SEMICONDUCTOR TRANSISTOR INTO A BIPOLAR TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2005
|
Application #:
|
09882624
|
Filing Dt:
|
06/15/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING AT LEAST ONE SOURCE/DRAIN REGION FORMED ON AN ISOLATION REGION AND A METHOD OF MANUFACTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
09882961
|
Filing Dt:
|
06/15/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/19/2002
| | | | |
|
Title:
|
FORMATION OF SILICON ON INSULATOR (SOI) DEVICES AS ADD-ON MODULES FOR SYSTEM ON A CHIP PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2005
|
Application #:
|
09884736
|
Filing Dt:
|
06/19/2001
|
|
Title:
|
PLASMA TREATMENT OF LOW DIELECTRIC CONSTANT DIELECTRIC MATERIAL TO FORM STRUCTURES USEFUL IN FORMATION OF METAL INTERCONNECTS AND/OR FILLED VIAS FOR INTEGRATED CIRCUIT STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
09884805
|
Filing Dt:
|
06/18/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/01/2001
| | | | |
|
Title:
|
CONFINEMENT DEVICE FOR USE IN DRY ETCHING OF SUBSTRATE SURFACE AND METHOD OF DRY ETCHING A WAFER SURFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
09886780
|
Filing Dt:
|
06/21/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/01/2001
| | | | |
|
Title:
|
INTEGRATED CIRCUIT HAVING A MICROMAGNETIC DEVICE AND METHOD OF MANUFACTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
09887131
|
Filing Dt:
|
06/22/2001
|
|
Title:
|
PROCESS INDEPENDENT ALIGNMENT MARKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
09892250
|
Filing Dt:
|
06/27/2001
|
|
Title:
|
PROCESS FOR FORMING INTEGRATED CIRCUIT STRUCTURE WITH LOW DIELECTRIC CONSTANT MATERIAL BETWEEN CLOSELY SPACED APART METAL LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09894116
|
Filing Dt:
|
06/28/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/01/2001
| | | | |
|
Title:
|
POLISHING FLUID, POLISHING METHOD, SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE FABRICATION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09894117
|
Filing Dt:
|
06/28/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/01/2001
| | | | |
|
Title:
|
POLISHING FLUID, POLISHING METHOD, SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE FABRICATION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
09896363
|
Filing Dt:
|
06/28/2001
|
|
Title:
|
DUAL LAYER BARRIER FILM TECHNIQUES TO PREVENT RESIST POISONING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2003
|
Application #:
|
09896669
|
Filing Dt:
|
06/29/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
|
Title:
|
ELECTROSTATIC DISCHARGE PROTECTION IN DOUBLE DIFFUSED MOS TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09896958
|
Filing Dt:
|
06/29/2001
|
|
Title:
|
SILICON CARBIDE CMOS CHANNEL
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09901073
|
Filing Dt:
|
07/09/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/22/2001
| | | | |
|
Title:
|
Lateral high-Q inductor for semiconductor devices
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09906331
|
Filing Dt:
|
07/16/2001
|
|
Title:
|
METHOD OF COUPLING CAPACITANCE REDUCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2005
|
Application #:
|
09909175
|
Filing Dt:
|
07/19/2001
|
|
Title:
|
ARRANGEMENT AND METHOD FOR CONTROLLING THE TRANSMISSION OF A LIGHT SIGNAL BASED ON INTENSITY OF A RECEIVED LIGHT SIGNAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2005
|
Application #:
|
09911035
|
Filing Dt:
|
07/23/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
|
Title:
|
MIXED SIGNAL INTEGRATED CIRCUIT WITH IMPROVED ISOLATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
09911364
|
Filing Dt:
|
07/23/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/23/2003
| | | | |
|
Title:
|
METHOD AND STRUCTURE FOR DC AND RF SHIELDING OF INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09917365
|
Filing Dt:
|
07/27/2001
|
|
Publication #:
|
|
Pub Dt:
|
11/15/2001
| | | | |
|
Title:
|
PROCESS FOR MAKING MIXED METAL OXIDES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
09920890
|
Filing Dt:
|
08/02/2001
|
|
Title:
|
PARAMETRIC DEVICE SIGNATURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09927752
|
Filing Dt:
|
08/10/2001
|
|
Title:
|
METHOD FOR CONCURRENTLY FORMING AN ESD PROTECTION DEVICE AND A SHALLOW TRENCH ISOLATION REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
09928570
|
Filing Dt:
|
08/13/2001
|
|
Title:
|
HIGH SELECTIVITY SIC ETCH IN INTEGRATED CIRCUIT FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
09934283
|
Filing Dt:
|
08/21/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
|
Title:
|
STEPPED ETALON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09935241
|
Filing Dt:
|
08/22/2001
|
|
Publication #:
|
|
Pub Dt:
|
02/27/2003
| | | | |
|
Title:
|
METHOD FOR REDUCING A METAL SEAM IN AN INTERCONNECT STRUCTURE AND A DEVICE MANUFACTURED THEREBY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2005
|
Application #:
|
09942220
|
Filing Dt:
|
08/29/2001
|
|
Title:
|
SYSTEM AND METHOD FOR OPTIMIZING THE ELECTROSTATIC REMOVAL OF A WORKPIECE FROM A CHUCK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
09943403
|
Filing Dt:
|
08/30/2001
|
|
Title:
|
SEMICONDUCTOR WAFER ARRANGEMENT AND METHOD OF PROCESSING A SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
09943630
|
Filing Dt:
|
08/30/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/06/2003
| | | | |
|
Title:
|
POLISHING HEAD FOR PRESSURIZED DELIVERY OF SLURRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
09948808
|
Filing Dt:
|
09/07/2001
|
|
Title:
|
METHOD OF TESTING THE PROCESSING OF A SEMICONDUCTOR WAFER ON A CMP APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2003
|
Application #:
|
09950008
|
Filing Dt:
|
09/10/2001
|
|
Title:
|
ALKALINE COPPER PLATING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09951178
|
Filing Dt:
|
09/13/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/20/2002
| | | | |
|
Title:
|
CAPACITOR HAVING THE LOWER ELECTRODE FOR PREVENTING UNDESIRED DEFECTS AT THE SURFACE OF THE METAL PLUG
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
09952343
|
Filing Dt:
|
09/14/2001
|
|
Title:
|
ION BEAM DUAL DAMASCENE PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
09952540
|
Filing Dt:
|
09/14/2001
|
|
Title:
|
METHOD AND APPARATUS FOR DETERMINING TEMPERATURE OF A SEMICONDUCTOR WAFER DURING FABRICATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
09954341
|
Filing Dt:
|
09/17/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
|
Title:
|
PAD FOR CHEMICAL MECHANICAL POLISHING
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09956381
|
Filing Dt:
|
09/18/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
|
Title:
|
Structure and fabrication method for capacitors integratible with vertical replacement gate transistors
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
09956382
|
Filing Dt:
|
09/18/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
|
Title:
|
BIPOLAR JUNCTION TRANSISTOR COMPATIBLE WITH VERTICAL REPLACEMENT GATE TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09960765
|
Filing Dt:
|
09/21/2001
|
|
Title:
|
INDIUM FIELD IMPLANT FOR PUNCHTHROUGH PROTECTION IN SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
09961477
|
Filing Dt:
|
09/21/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/27/2003
| | | | |
|
Title:
|
MULTIPLE OPERATING VOLTAGE VERTICAL REPLACEMENT-GATE (VRG) TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
09964041
|
Filing Dt:
|
09/26/2001
|
|
Publication #:
|
|
Pub Dt:
|
03/27/2003
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A BURIED LAYER FOR REDUCING LATCHUP AND A METHOD OF MANUFACTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
09964157
|
Filing Dt:
|
09/26/2001
|
|
Title:
|
METHOD AND APPARATUS FOR THE USE OF EMBEDDED RESISTANCE TO LINEARIZE AND IMPROVE THE MATCHING PROPERTIES OF TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09965739
|
Filing Dt:
|
09/28/2001
|
|
Publication #:
|
|
Pub Dt:
|
04/03/2003
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR CONTROLLING CONTAMINATION DURING THE ELECTROPLATING DEPOSITION OF METALS ONTO A SEMICONDUCTOR WAFER SURFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
09966156
|
Filing Dt:
|
09/28/2001
|
|
Publication #:
|
|
Pub Dt:
|
04/03/2003
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR MINIMIZING SEMICONDUCTOR WAFER CONTAMINATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2003
|
Application #:
|
09966464
|
Filing Dt:
|
09/28/2001
|
|
Title:
|
METHOD OF FABRICATING A LOCAL INTERCONNECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
09967074
|
Filing Dt:
|
09/28/2001
|
|
Title:
|
FABRICATION OF METAL CONTACTS FOR DEEP-SUBMICRON TECHNOLOGIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
09968234
|
Filing Dt:
|
09/28/2001
|
|
Publication #:
|
|
Pub Dt:
|
04/03/2003
| | | | |
|
Title:
|
VERTICAL REPLACEMENT-GATE SILICON-ON-INSULATOR TRANSISTOR
|
|
