Total properties:
1095
Page
2
of
11
Pages:
1 2 3 4 5 6 7 8 9 10 11
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08626776
|
Filing Dt:
|
04/02/1996
|
|
Title:
|
MULTILEVEL METALLIZATION STRUCTURE FOR INTEGRATED CIRCUIT I/O LINES FOR INCREASED CURRENT CAPACITY AND ESD PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/1998
|
Application #:
|
08627560
|
Filing Dt:
|
04/04/1996
|
|
Title:
|
PROCESS FOR DEVICE FABRICATION IN WHICH A THIN LAYER OF COBALT SILICIDE IS FORMED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1999
|
Application #:
|
08630267
|
Filing Dt:
|
04/10/1996
|
|
Title:
|
METHOD OF FORMING A PLANAR SURFACE DURING MULTI-LAYER INTERCONNECT FORMATION BY A LASER-ASSISTED DIELECTRIC DEPOSITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08631360
|
Filing Dt:
|
04/12/1996
|
|
Title:
|
PROCESS FOR LOW ENERGY IMPLANTATION OF SEMICONDUCTOR SUBSTRATE USING CHANNELING TO FORM RETROGRADE WELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/1999
|
Application #:
|
08632550
|
Filing Dt:
|
04/15/1996
|
|
Title:
|
UTILITY WAFER FOR CHEMICAL-MECHANICAL PLANARIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/1998
|
Application #:
|
08644086
|
Filing Dt:
|
05/09/1996
|
|
Title:
|
METHOD FOR MAKING A CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/1997
|
Application #:
|
08644596
|
Filing Dt:
|
05/10/1996
|
|
Title:
|
ARTICLE COMPRISING AN ORGANIC THIN FILM TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/1999
|
Application #:
|
08652905
|
Filing Dt:
|
05/23/1996
|
|
Title:
|
CATALYTIC ACCELERATION AND ELECTRICAL BIAS CONTROL OF CMP PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/1997
|
Application #:
|
08652999
|
Filing Dt:
|
05/24/1996
|
|
Title:
|
STROBOSCOPIC PHOTOMETER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08655249
|
Filing Dt:
|
06/05/1996
|
|
Title:
|
MULTI-LEVEL RESOLUTION LITHOGRAPHY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/1998
|
Application #:
|
08656996
|
Filing Dt:
|
05/24/1996
|
|
Title:
|
PMOSFETS HAVING INDIUM OR GALLIUM DOPED BURIED CHANNELS AND N+ POLYSILICON GATES AND CMOS DEVICES FABRICATED THEREFROM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/1997
|
Application #:
|
08657255
|
Filing Dt:
|
06/03/1996
|
|
Title:
|
HIGH-SPEED DOUBLE-HETEROSTRUCTURE BIPOLAR TRANSISTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/1997
|
Application #:
|
08657390
|
Filing Dt:
|
06/03/1996
|
|
Title:
|
OPTICAL PROBE MICROSCOPE HAVING A FIBER OPTIC TIP THAT RECEIVES BOTH A DITHER MOTION AND A SCANNING MOTION, FOR NONDESTRUCTIVE METROLOGY OF LARGE SAMPLE SURFACES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/1998
|
Application #:
|
08659860
|
Filing Dt:
|
06/07/1996
|
|
Title:
|
METHOD FOR FABRICATING A FIELD EFFECT TRANSISTOR USING MICROTRENCHES TO CONTROL HOT ELECTRON EFFECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/1998
|
Application #:
|
08660632
|
Filing Dt:
|
06/07/1996
|
|
Title:
|
DOSE MODIFICATION PROXIMITY EFFECT COMPENSATION (PEC) TECHNIQUE FOR ELECTRON BEAM LITHOGRAPHY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/1997
|
Application #:
|
08665016
|
Filing Dt:
|
06/11/1996
|
|
Title:
|
METHOD OF MAKING AN INTEGRATED CIRCUIT CHIP HAVING AN ARRY OF LOGIC GATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/1997
|
Application #:
|
08668310
|
Filing Dt:
|
06/26/1996
|
|
Title:
|
MULTILAYERED A1-ALLOY STRUCTURE FOR METAL CONDUCTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
08673655
|
Filing Dt:
|
06/28/1996
|
|
Title:
|
INTEGRATED CIRCUIT DEVICE HAVING A CAPACITOR WITH THE DIELECTRIC PERIPHERAL REGION BEING GREATER THAN THE DIELECTRIC CENTRAL REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/1997
|
Application #:
|
08673705
|
Filing Dt:
|
06/25/1996
|
|
Title:
|
A PROJECTION LITHOGRAPHY APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/1998
|
Application #:
|
08677078
|
Filing Dt:
|
07/09/1996
|
|
Title:
|
SEMICONDUCTOR WITH CONTROLLED AMOUNT OF NOBLE GAS IONS TO REDUCE CHANNELING AND/OR DIFFUSION OF A BORON DOPANT FORMING P- LDD REGION OF A PMOS DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1998
|
Application #:
|
08678718
|
Filing Dt:
|
07/11/1996
|
|
Title:
|
RAPID THERMAL PROCESSING USING A NARROWBAND INFRARED SOURCE AND FEEDBACK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/1998
|
Application #:
|
08678971
|
Filing Dt:
|
07/12/1996
|
|
Title:
|
METHOD OF FABRICATING A SEGMENTED EMITTER LOW NOISE TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
08690577
|
Filing Dt:
|
07/31/1996
|
|
Title:
|
PROCESS FOR FORMING RE-ENTRANT GEOMETRY FOR GATE ELECTRODE OF INTEGRATED CIRCUIT STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1999
|
Application #:
|
08692836
|
Filing Dt:
|
07/31/1996
|
|
Title:
|
WAFER HOLDER FOR THERMAL PROCESSING APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/1997
|
Application #:
|
08695441
|
Filing Dt:
|
08/12/1996
|
|
Title:
|
FIELD EMISSION DEVICE WITH RANDOMLY DISTRIBUTED GATE APERTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/1999
|
Application #:
|
08696445
|
Filing Dt:
|
08/13/1996
|
|
Title:
|
SUBSONIC TO SUPERSONIC AND ULTRASONIC CONDITIONING OF A POLISHING PAD IN A CHEMICAL MECHANICAL POLISHING APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08701476
|
Filing Dt:
|
08/22/1996
|
|
Title:
|
FUNCTIONAL OBIC ANALYSIS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/1998
|
Application #:
|
08704472
|
Filing Dt:
|
08/20/1996
|
|
Title:
|
SELF-ALIGNED TWIN WELL PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08710783
|
Filing Dt:
|
09/20/1996
|
|
Title:
|
METHOD OF MAKING BURIED METALLIZATION STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08718113
|
Filing Dt:
|
09/18/1996
|
|
Title:
|
DETECTING BREAKDOWN IN DIELECTRIC LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
08719773
|
Filing Dt:
|
09/25/1996
|
|
Title:
|
HYBRID SURFACE/BURIED-CHANNEL MOSFET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/1998
|
Application #:
|
08724128
|
Filing Dt:
|
09/30/1996
|
|
Title:
|
METHOD OF REDUCING DIELECTRIC DAMAGE FROM PLASMA ETCH CHARGING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/1998
|
Application #:
|
08727257
|
Filing Dt:
|
10/08/1996
|
|
Title:
|
BURN-IN ACTIVITY MONITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/1998
|
Application #:
|
08735170
|
Filing Dt:
|
10/22/1996
|
|
Title:
|
ARTICLE COMPRISING A RELATIVELY TEMPERATURE-INSENSITIVE TA-OXIDE BASED CAPACITIVE ELEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/1998
|
Application #:
|
08752234
|
Filing Dt:
|
11/19/1996
|
|
Title:
|
FIELD EMISSION DEVICES EMPLOYING ENHANCED DIAMOND FIELD EMITTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08752235
|
Filing Dt:
|
11/19/1996
|
|
Title:
|
FIELD EMISSION DEVICES EMPLOYING ENHANCED DIAMOND FIELD EMITTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/1998
|
Application #:
|
08754607
|
Filing Dt:
|
11/20/1996
|
|
Title:
|
METHOD OF MAKING A P-CHANNEL BIPOLAR TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08756662
|
Filing Dt:
|
11/26/1996
|
|
Title:
|
METHOD AND APPARATUS OF FOURIER MANIPULATION IN AN OPTIC LENS OR MIRROR TRAIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/1998
|
Application #:
|
08756695
|
Filing Dt:
|
11/26/1996
|
|
Title:
|
MINIMAL DELAY CONDUCTIVE LEAD LINES FOR INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08760845
|
Filing Dt:
|
12/05/1996
|
|
Title:
|
METHOD AND APPARATUS FOR CHEMICAL-MECHANICAL POLISHING OF DIAMOND
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08768428
|
Filing Dt:
|
12/18/1996
|
|
Title:
|
APPLICATION SPECIFIC INTEGRATED CIRCUIT CHIP AND METHOD OF TESTING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/1998
|
Application #:
|
08768845
|
Filing Dt:
|
12/18/1996
|
|
Title:
|
SELF-ALIGNED TWIN WELL PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2000
|
Application #:
|
08769605
|
Filing Dt:
|
12/18/1996
|
|
Title:
|
METHOD OF INTEGRATED CIRCUIT FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08770109
|
Filing Dt:
|
12/19/1996
|
|
Title:
|
METHOD OF FORMING RETROGRADE WELL STRUCTURES AND PUNCH-THROUGH BARRIERS USING LOW ENERGY IMPLANTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
08770535
|
Filing Dt:
|
12/20/1996
|
|
Title:
|
METHOD OF MAKING AN ORGANIC THIN FILM TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08771472
|
Filing Dt:
|
12/23/1996
|
|
Title:
|
NOVEL METHOD TO IMPROVE UNIFORMITY/PLANARITY ON THE EDGE DIE AND ALSO REMOVE THE TUNGSTEN STRINGERS FROM WAFER CHEMI- MECHANICAL POLISHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2000
|
Application #:
|
08778123
|
Filing Dt:
|
01/02/1997
|
|
Title:
|
LINEARIZATION OF RESISTANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
08782010
|
Filing Dt:
|
01/07/1997
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES HAVING IMPROVED POLYCIDE INTEGRITY THROUGH INTRODUCTION OF A SILICON LAYER WITHIN THE POLYCIDE STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/1998
|
Application #:
|
08788403
|
Filing Dt:
|
01/27/1997
|
|
Title:
|
OXIDE FORMED IN SEMICONDUCTOR SUBSTRATE BY IMPLANTATION OF SUBSTRATE WITH A NOBLE GAS PRIOR TO OXIDATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/1997
|
Application #:
|
08789892
|
Filing Dt:
|
01/29/1997
|
|
Title:
|
APPARATUS AND METHOD FOR MAKING INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
08791244
|
Filing Dt:
|
01/30/1997
|
|
Title:
|
METHOD OF FABRICATING INSULATED-GATE FILED-EFFECT TRANSISTORS HAVING DIFFERENT GATE CAPACITANCES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08791283
|
Filing Dt:
|
01/30/1997
|
|
Title:
|
MOSFET DEVICE WITH IMPROVED LDD REGION AND METHOD OF MAKING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08796945
|
Filing Dt:
|
02/07/1997
|
|
Title:
|
MULTISTEP TUNGSTEN CVD PROCESS WITH AMORPHIZATION STEP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
08798327
|
Filing Dt:
|
02/10/1997
|
|
Title:
|
FIELD-EFFECT PHOTO-TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1999
|
Application #:
|
08801668
|
Filing Dt:
|
02/18/1997
|
|
Title:
|
USE OF MEV IMPLANTATION TO FORM VERTICALLY MODULATED N+ BURIED LAYER IN AN NPN BIPOLAR TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08804782
|
Filing Dt:
|
02/24/1997
|
|
Title:
|
GAAS-BASED MOSFET, AND METHOD OF MAKING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/1998
|
Application #:
|
08807310
|
Filing Dt:
|
02/27/1997
|
|
Title:
|
MECHANISM FOR CHANGING A PROBE BALANCE BEAM IN A SCANNING PROBE MICROSCOPE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08814051
|
Filing Dt:
|
03/06/1997
|
|
Title:
|
THIN FILM TANTALUM OXIDE CAPACITORS AND RESULTING PRODUCT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/11/1998
|
Application #:
|
08814817
|
Filing Dt:
|
03/11/1997
|
|
Title:
|
SUBSTRATE ISOLATION FOR ANALOG/DIGITAL IC CHIPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1999
|
Application #:
|
08816185
|
Filing Dt:
|
03/12/1997
|
|
Title:
|
INTEGRATED CIRCUIT HAVING AMORPHOOUS SILICIDE LAYER IN CONTACTS AND VIAS AND METHOD OF MANUFACTURE THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2000
|
Application #:
|
08819828
|
Filing Dt:
|
03/18/1997
|
|
Title:
|
SEMICONDUCTOR STRUCTURE FOR THERMAL SHUTDOWN PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/1999
|
Application #:
|
08820063
|
Filing Dt:
|
03/18/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING ALUMINUM CONTACTS OR VIAS AND METHOD OF MANUFACTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/1999
|
Application #:
|
08822078
|
Filing Dt:
|
03/20/1997
|
|
Title:
|
POLISHING COMPOSITION FOR CMP OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08823829
|
Filing Dt:
|
03/25/1997
|
|
Title:
|
PRODUCT RESULTING FROM SELECTIVE DEPOSITION OF POLYSILICON OVER SINGLE CRYSTAL SILICON SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/1999
|
Application #:
|
08828155
|
Filing Dt:
|
03/27/1997
|
|
Title:
|
PROCESS FOR PRODUCING MULTI-LEVEL METALLIZATION IN AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
08837618
|
Filing Dt:
|
04/21/1997
|
|
Title:
|
SEMICONDUCTOR DIE HAVING SACRIFICIAL BOND PADS FOR DIE TEST
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
08840948
|
Filing Dt:
|
04/21/1997
|
|
Title:
|
CAPACITORS WITH SILICIZED POLYSILICON SHIELDING IN DIGITAL CMOS PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
08846967
|
Filing Dt:
|
04/29/1997
|
|
Title:
|
INTEGRATED PHOTOSENSING DEVICE FOR ACTIVE PIXEL SENSOR IMAGERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2000
|
Application #:
|
08848109
|
Filing Dt:
|
04/28/1997
|
|
Title:
|
USE OF SID4 FOR DEPOSITION OF ULTRA THIN AND CONTROLLABLE OXIDES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08848113
|
Filing Dt:
|
04/28/1997
|
|
Title:
|
DEUTERATED BIPOLAR TRANSISTOR AND METHOD OF MANUFACTURE THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
08848141
|
Filing Dt:
|
04/28/1997
|
|
Title:
|
COMPLEMENTARY FIELD EFFECT DEVICES FOR ELIMINATING OR REDUCING DIODE EFFECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1999
|
Application #:
|
08851607
|
Filing Dt:
|
05/05/1997
|
|
Title:
|
METHOD OF USING A TEST RETICLE TO OPTIMIZE ALIGNMENT OF INTEGRATED CIRCUIT PROCESS LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2001
|
Application #:
|
08856561
|
Filing Dt:
|
05/15/1997
|
|
Title:
|
METHOD AND APPARATUS FOR IMAGING SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/1998
|
Application #:
|
08862226
|
Filing Dt:
|
05/23/1997
|
|
Title:
|
PROCESS FOR CONTROLLING DOPANT DIFFUSION IN A SEMICONDUCTOR LAYER AND SEMICONDUCTOR LAYER FORMED THEREBY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
08863372
|
Filing Dt:
|
05/27/1997
|
|
Title:
|
LIGHT SENSING DEVICE HAVING AN ARRAY OF PHOTOSENSITIVE ELEMENTS COINCIDENT WITH AN ARRAY OF LENS FORMED ON AN OPTICALLY-TRANSMISSIVE MATERIAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1998
|
Application #:
|
08863713
|
Filing Dt:
|
05/27/1997
|
|
Title:
|
AN ELECTRONIC COMPONENT FOR AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/1999
|
Application #:
|
08864220
|
Filing Dt:
|
05/28/1997
|
|
Title:
|
SEMICONDUCTOR DEVICE FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/1998
|
Application #:
|
08865548
|
Filing Dt:
|
05/29/1997
|
|
Title:
|
PROCESS FOR FABRICATING A DEVICE USING NITROGEN IMPLANTATION INTO SILICIDE LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/1998
|
Application #:
|
08868269
|
Filing Dt:
|
06/03/1997
|
|
Title:
|
INALGAP DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
08869278
|
Filing Dt:
|
06/04/1997
|
|
Title:
|
AN AUTOMATED INSPECTION SYSTEM FOR RESIDUAL METAL AFTER CHEMICAL-MECHANICAL POLISHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/1999
|
Application #:
|
08869944
|
Filing Dt:
|
06/05/1997
|
|
Title:
|
ARTICLE COMPRISING MAGNETORESISTIVE MATERIAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
08871383
|
Filing Dt:
|
06/09/1997
|
|
Title:
|
INTEGRATED CIRCUIT FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
08872250
|
Filing Dt:
|
06/10/1997
|
|
Title:
|
MICROMAGNETIC DEVICE FOR POWER PROCESING APPLICATIONS AND METHOD OF MANUFACTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/1999
|
Application #:
|
08873809
|
Filing Dt:
|
06/12/1997
|
|
Title:
|
PROCESS FOR MAKING INTEGRATED CIRCUIT STRUCTURE COMPRISING LOCAL AREA INTERCONNECTS FORMED OVER SEMICONDUCTOR SUBSTRATE BY SELECTIVE DEPOSITION ON SEED LAYER IN PATTERNED TRENCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
08878242
|
Filing Dt:
|
06/18/1997
|
|
Title:
|
LOCOS ISOLATION PROCESS USING A LAYERED PAD NITRIDE AND DRY FIELD OXIDATION STACK AND SEMICONDUCTOR DEVICE EMPLOYING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
08879100
|
Filing Dt:
|
06/19/1997
|
|
Title:
|
POLYMERIC DIELECTRIC LAYERS HAVING LOW DIELECTRIC CONSTANTS AND IMPROVED ADHESION TO METAL LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
08879341
|
Filing Dt:
|
06/20/1997
|
|
Title:
|
COMPOSITE TRENCH-FIN CAPACITORS FOR DRAMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08881293
|
Filing Dt:
|
06/24/1997
|
|
Title:
|
OPTICAL PROBE MICROSCOPE HAVING A FIBER OPTIC TIP THAT RECEIVES BOTH A DITHER MOTION AND A SCANNING MOTION, FOR NONDESTRUCTIVE METROLOGY OF LARGE SAMPLE SURFACES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2000
|
Application #:
|
08887861
|
Filing Dt:
|
07/03/1997
|
|
Title:
|
SYSTEM AND METHOD FOR DETERMINING NEAR- SURFACE LIFETIMES AND THE TUNNELING FIELD OF A DIELECTRIC IN A SEMICONDUCTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/1999
|
Application #:
|
08889839
|
Filing Dt:
|
07/09/1997
|
|
Title:
|
METHOD TO OBTAIN A LOW RESISTIVITY AND CONFORMITY CHEMICAL VAPOR DEPOSITION TITANIUM FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/1999
|
Application #:
|
08890222
|
Filing Dt:
|
07/09/1997
|
|
Title:
|
PROCESS FOR FORMING MOS DEVICE IN INTEGRATED CIRCUIT STRUCTURE USING COBALT SILICIDE CONTACTS AS IMPLANTATION MEDIA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1998
|
Application #:
|
08892827
|
Filing Dt:
|
07/15/1997
|
|
Title:
|
METHOD OF FABRICATING A LINEARLY CONTINUOUS INTEGRATED CIRCUIT GATE ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1998
|
Application #:
|
08895659
|
Filing Dt:
|
07/17/1997
|
|
Title:
|
APPARATUS FOR POLISHING A SUBSTRATE AT RADIALLY VARYING POLISH RATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1999
|
Application #:
|
08898261
|
Filing Dt:
|
07/22/1997
|
|
Title:
|
PLASMA ETCH END POINT DETECTION PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2000
|
Application #:
|
08899111
|
Filing Dt:
|
07/23/1997
|
|
Title:
|
SLURRY FILLING A RECESS FORMED DURING SEMICONDUCTOR FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2004
|
Application #:
|
08899464
|
Filing Dt:
|
07/23/1997
|
|
Title:
|
THROUGH-PAD DRAINAGE OF SLURRY DURING CHEMICAL MECHANICAL POLISHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
08899629
|
Filing Dt:
|
07/24/1997
|
|
Title:
|
SYSTEM AND METHOD FOR PREVENTING SMOKE AND FIRE DAMAGE TO PEOPLE AND EQUIPMENT IN A CLEAN ROOM AREA FROM A FIRE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
08900845
|
Filing Dt:
|
07/25/1997
|
|
Title:
|
METHODS AND APPARATUS FOR ELECTRICAL MARKING OF INTEGRATED CIRCUITS TO RECORD MANUFACTURING TEST RESULTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
08902044
|
Filing Dt:
|
07/29/1997
|
|
Publication #:
|
|
Pub Dt:
|
12/27/2001
| | | | |
|
Title:
|
PROCESS FOR DEVICE FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
08902343
|
Filing Dt:
|
07/29/1997
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT FAILURE ANALYSIS USING MAGNETIC IMAGING
|
|
