Total properties:
1095
Page
5
of
11
Pages:
1 2 3 4 5 6 7 8 9 10 11
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09362645
|
Filing Dt:
|
07/27/1999
|
|
Title:
|
PROCESS FOR TREATING EXPOSED SURFACES OF A LOW DIELECTRIC CONSTANT CARBON DOPED SILICON OXIDE DIELECTRIC MATERIAL TO PROTECT THE MATERIAL FROM DAMAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09363769
|
Filing Dt:
|
07/29/1999
|
|
Title:
|
METHOD FOR MAKING AN INTEGRATED CIRCUIT INCLUDING HIGH AND LOW VOLTAGE TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
09364025
|
Filing Dt:
|
07/30/1999
|
|
Title:
|
METHOD FOR MAKING INTEGRATED CIRCUIT CAPACITOR INCLUDING ANCHORED PLUGS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09364140
|
Filing Dt:
|
07/30/1999
|
|
Title:
|
METHOD AND APPARATUS FOR PLANRIZING A WAFER SURFACE OF A SEMICONDUCTOR WAFER HAVING AN ELEVATED PORTION EXTENDING THEREFROM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2001
|
Application #:
|
09364208
|
Filing Dt:
|
07/30/1999
|
|
Title:
|
METHOD FOR MAKING INTEGRATED CIRCUIT CAPACITOR INCLUDING ANCHORED PLUG
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
09364603
|
Filing Dt:
|
07/30/1999
|
|
Title:
|
INTEGRATED CIRCUIT CAPACITOR INCLUDING TAPERED PLUG
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09364767
|
Filing Dt:
|
07/30/1999
|
|
Title:
|
INTEGRATED CIRCUIT CAPACITOR INCLUDING ANCHORED PLUGS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09364858
|
Filing Dt:
|
07/30/1999
|
|
Title:
|
INTEGRATED CIRCUIT INCLUDING PASSIVATED COPPER INTERCONNECTION LINES AND ASSOCIATED MANUFACTURING METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09365059
|
Filing Dt:
|
07/30/1999
|
|
Title:
|
FIELD EMITTING DEVICE COMPRISING METALLIZED NANOSTRUCTURES AND METHOD FOR MAKING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09365440
|
Filing Dt:
|
08/02/1999
|
|
Title:
|
METHOD OF SINGLE STEP DAMASCENE PROCESS FOR DEPOSITION AND GLOBAL PLANARIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2001
|
Application #:
|
09366362
|
Filing Dt:
|
08/03/1999
|
|
Title:
|
APPARATUS AND METHOD FOR REMOVING A POLISHING PAD FROM A PLATEN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
09369105
|
Filing Dt:
|
08/05/1999
|
|
Title:
|
PROCESS FOR FORMING DEVICE COMPRISING METALLIZED MAGNETIC SUBSTRATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2004
|
Application #:
|
09379055
|
Filing Dt:
|
08/23/1999
|
|
Title:
|
DEUTERIUM PASSIVATED SEMICONDUCTOR DEVICE HAVING ENHANCED IMMUNITY TO HOT CARRIER EFFECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09384395
|
Filing Dt:
|
08/27/1999
|
|
Title:
|
MASK REPAIR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
09384459
|
Filing Dt:
|
08/27/1999
|
|
Title:
|
METHOD OF MONITORING A PATTERNED TRANSFER PROCESS USING LINE WIDTH METROLOGY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09384631
|
Filing Dt:
|
08/27/1999
|
|
Title:
|
HIGH RESISTIVITY FILM FOR 4T SRAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09384769
|
Filing Dt:
|
08/27/1999
|
|
Title:
|
MANUFACTURE OF COMPLEMENTARY MOS AND BIPOLAR INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2001
|
Application #:
|
09385165
|
Filing Dt:
|
08/30/1999
|
|
Title:
|
PROCESS FOR MANUFACTURING AN INTEGRATED CIRCUIT INCLUDING A DUAL-DAMASCENE STRUCTURE AND AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
09385258
|
Filing Dt:
|
08/30/1999
|
|
Title:
|
METHOD FOR MAKING ENHANCED PERFORMANCE FIELD EFFECT DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09386065
|
Filing Dt:
|
08/30/1999
|
|
Title:
|
PROCESS FOR MANUFACTURING AN INTEGRATED CIRCUIT INCLUDING A DUAL-DAMASCENE STRUCTURE AND AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
09386132
|
Filing Dt:
|
08/30/1999
|
|
Title:
|
SIMPLIFIED HIGH Q INDUCTOR SUBSTRATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2001
|
Application #:
|
09386592
|
Filing Dt:
|
08/31/1999
|
|
Title:
|
DEUTERATED BIPOLAR TRANSISTOR AND METHOD OF MANUFACTURE THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09388682
|
Filing Dt:
|
09/02/1999
|
|
Title:
|
INTERGRATED CIRCUIT DEVICE HAVING DUAL DAMASCENE CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09388727
|
Filing Dt:
|
09/02/1999
|
|
Title:
|
SWAPPED DRAIN STRUCTURES FOR ELECTROSTATIC DISCHARGE PROTECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09391729
|
Filing Dt:
|
09/08/1999
|
|
Title:
|
THIN-FILM TRANSISTOR MONOLITHICALLY INTEGRATED WITH AN ORGANIC LIGH-EMITTING DIODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2001
|
Application #:
|
09393032
|
Filing Dt:
|
09/09/1999
|
|
Title:
|
Method For Fabricating Molded Microstructures On Substrates
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2001
|
Application #:
|
09395507
|
Filing Dt:
|
09/14/1999
|
|
Title:
|
METHOD AND APPARATUS FOR DETERMINING TEMPERATURE OF A SEMICONDUCTOR WAFER DURING FABRICATION THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09397458
|
Filing Dt:
|
09/16/1999
|
|
Title:
|
PROCESS FOR IMPROVING LINE WIDTH VARIATIONS BETWEEN TIGHTLY SPACED AND ISOLATED FEATURES IN INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09397459
|
Filing Dt:
|
09/16/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING REDUCED LINE WIDTH VARIATIONS BETWEEN TIGHTLY SPACED AND ISOLATED FEATURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09405641
|
Filing Dt:
|
09/24/1999
|
|
Title:
|
TACTILE SENSOR COMPRISING NANOWIRES AND METHOD FOR MAKING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
09407357
|
Filing Dt:
|
09/29/1999
|
|
Title:
|
VACUUM VALVE INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2001
|
Application #:
|
09408299
|
Filing Dt:
|
09/29/1999
|
|
Title:
|
Method of forming capacitor having the lower electrope for preventing undesired pefects at the surface of the metal plug
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09412089
|
Filing Dt:
|
10/04/1999
|
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
|
Title:
|
STANDARDIZED TEST BOARD FOR TESTING CUSTOM CHIPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09412847
|
Filing Dt:
|
10/06/1999
|
|
Title:
|
GAAS MOSFET HAVING LOW CAPACITANCE AND ON-RESISTANCE AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09413149
|
Filing Dt:
|
10/06/1999
|
|
Title:
|
PLANAR MOVABLE STAGE MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09413667
|
Filing Dt:
|
10/06/1999
|
|
Title:
|
SUBTRACTIVE OXIDATION METHOD OF FABRICATING A SHORT-LENGTH AND VERTICALLY-ORIENTED CHANNEL,DUAL-GATE,CMOS FET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09413741
|
Filing Dt:
|
10/06/1999
|
|
Title:
|
CMP SYSTEM FOR POLISHING SEMICONDUCTOR WAFERS AND RELATED METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09413742
|
Filing Dt:
|
10/06/1999
|
|
Title:
|
CMP SLURRY FOR POLISHING SEMICONDUCTOR WAFERS AND RELATED METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
09414004
|
Filing Dt:
|
10/07/1999
|
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
|
Title:
|
LENS ARRAY FOR ELECTRON BEAM LITHOGRAPHY TOOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2001
|
Application #:
|
09416491
|
Filing Dt:
|
10/12/1999
|
|
Title:
|
PMOS DEVICE HAVING A LAYERED SILICON GATE FOR IMPROVED SILICIDE INTEGRITY AND ENHANCED BORON PENETRATION RESISTANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2001
|
Application #:
|
09418087
|
Filing Dt:
|
10/14/1999
|
|
Title:
|
APPARATUS FOR CHEMICAL MECHANICAL POLISHING ENDPOINT DETECTION USING A HYDROGEN SENSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2001
|
Application #:
|
09418106
|
Filing Dt:
|
10/14/1999
|
|
Title:
|
METHOD OF FORMING METAL OXIDE METAL CAPACITORS USING MULTI-STEP RAPID THERMAL PROCESS AND A DEVICE FORMED THEREBY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2002
|
Application #:
|
09419259
|
Filing Dt:
|
10/15/1999
|
|
Title:
|
WAFER POLISHING APPARATUS AND PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09419453
|
Filing Dt:
|
10/15/1999
|
|
Title:
|
BEARING SUBSTITUTE FOR WAFER POLISHING ARM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09425552
|
Filing Dt:
|
10/22/1999
|
|
Title:
|
METHOD FOR FORMING INTEGRATED CIRCUIT STRUCTURE HAVING LOW DIELECTRIC CONSTANT MATERIAL AND HAVING SILICON OXYNITRIDE CAPS OVER CLOSELY SPACED APART METAL LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09426056
|
Filing Dt:
|
10/22/1999
|
|
Title:
|
LOW K DIELECTRIC COMPOSITE LAYER FOR INTERGRATED CIRCUIT STRUCTURE WHICH PROVIDES VOID-FREE LOW K DIELECTRIC MATERIAL BETWEEN METAL LINES WHILE MITIGATING VIA POISONING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
09426124
|
Filing Dt:
|
10/22/1999
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING MULTILEVEL INTERCONNECTIONS AND METHOD OF MANUFACTURE THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2002
|
Application #:
|
09426457
|
Filing Dt:
|
10/05/1999
|
|
Title:
|
ARTICLE COMPRISING VERTICALLY NANO-INTERCONNECTED CIRCUIT DEVICES AND METHOD FOR MAKING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09427306
|
Filing Dt:
|
10/26/1999
|
|
Title:
|
METHOD OF ELIMINATING AGGLOMERATE PARTICLES IN A POLISHING SLURRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09428073
|
Filing Dt:
|
10/27/1999
|
|
Title:
|
METHOD OF CREATING AN INTERCONNECT IN A SUBSTRATE AND SEMICONDUCTOR DEVICE EMPLOYING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2001
|
Application #:
|
09428344
|
Filing Dt:
|
10/26/1999
|
|
Title:
|
PROCESS FOR REMOVING RESIST MASK OF INTEGRATED CIRCUIT STRUCTURE WHICH MITIGATES DAMAGE TO UNDERLYING LOW DIELECTRIC CONSTANT SILICON OXIDE DIELECTRIC LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09430226
|
Filing Dt:
|
10/29/1999
|
|
Title:
|
METHOD FOR FORMING VIAS IN A LOW DIELECTRIC CONSTANT MATERIAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09430316
|
Filing Dt:
|
10/29/1999
|
|
Title:
|
SILICON SEMICONDUCTOR DEVICES WITH DELTA DOPED LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09431198
|
Filing Dt:
|
11/01/1999
|
|
Title:
|
CHEMICAL MECHANICAL POLISHING ENDPOINT DETECTION BY MONITORING COMPONENT ACTIVITY IN EFFLUENT SLURRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09431439
|
Filing Dt:
|
11/01/1999
|
|
Title:
|
INTEGRATED CIRCUIT DEVICE AND METHOD OF MAKING THE SAME USING CHEMICAL MECHANICAL POLISHING TO REMOVE MATERIAL IN TWO LAYERS FOLLOWING MASKING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
09432721
|
Filing Dt:
|
11/01/1999
|
|
Title:
|
CHEMICAL MECHANICAL POLISHING ENDPOINT APPARTUS USING COMPONENT ACTIVITY IN EFFLUENT SLURRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09432725
|
Filing Dt:
|
11/01/1999
|
|
Title:
|
INDUCTOR OR LOW LOSS INTERCONNECT AND A METHOD OF MANUFACTURING AN INDUCTOR OR LOW LOSS INTERCONNECT IN AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09432926
|
Filing Dt:
|
11/03/1999
|
|
Title:
|
APPARATUS FOR DETECTING PLASMA ETCH ENDPOINT IN SEMICONDUCTOR FABRICATION AND ASSOCIATED METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
09434340
|
Filing Dt:
|
11/05/1999
|
|
Title:
|
DEPLETION FREE POLYSILICON GATE ELECTRODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09434424
|
Filing Dt:
|
11/04/1999
|
|
Title:
|
METHOD FOR MAKING FIELD EFFECT DEVICES AND CAPACITORS WITH THIN FILM DIELECTRICS AND RESULTING DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2002
|
Application #:
|
09441561
|
Filing Dt:
|
11/17/1999
|
|
Title:
|
METAL SILICIDE AS A BARRIER FOR MOM CAPACITORS IN CMOS TECHNOLOGIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2001
|
Application #:
|
09441676
|
Filing Dt:
|
11/17/1999
|
|
Title:
|
METHOD OF FABRICATING A MOM CAPACITOR HAVING A METAL SILICIDE BARRIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09442078
|
Filing Dt:
|
11/16/1999
|
|
Title:
|
METHOD AND APPARATUS FOR USING ACROSS WAFER BACK PRESSURE DIFFERENTIALS TO INFLUENCE THE PERFORMANCE OF CHEMICAL MECHANICAL POLISHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09448349
|
Filing Dt:
|
11/23/1999
|
|
Title:
|
METHOD TO SELECTIVELY HEAT SEMICONDUCTOR WAFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09450522
|
Filing Dt:
|
11/29/1999
|
|
Title:
|
THIN FILM TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09450525
|
Filing Dt:
|
11/29/1999
|
|
Title:
|
THIN FILM TRANSISTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09451054
|
Filing Dt:
|
11/30/1999
|
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE HAVING SELF-ALIGNED CONTACT AND LANDING PAD STRUCTURE AND METHOD OF FORMING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09451078
|
Filing Dt:
|
11/30/1999
|
|
Title:
|
AUTOMATIC COMPOUND SHAKING MACHINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2001
|
Application #:
|
09454257
|
Filing Dt:
|
12/02/1999
|
|
Title:
|
SLURRY FILLING A RECESS FORMED DURING SEMICONDUCTOR FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2003
|
Application #:
|
09456224
|
Filing Dt:
|
12/07/1999
|
|
Title:
|
METHOD OF FORMING AN ALIGNMENT FEATURE IN OR ON A MULTILAYERED SEMICONDUCTOR STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09461609
|
Filing Dt:
|
12/15/1999
|
|
Title:
|
MANUFACTURE OF DIELECTRICALLY ISOLATED INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
09464811
|
Filing Dt:
|
12/17/1999
|
|
Title:
|
INTEGRATION OF LOW K DIELECTRIC MATERIAL IN SEMICONDUCTOR CIRCUIT STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09465633
|
Filing Dt:
|
12/17/1999
|
|
Title:
|
METHOD OF DEPOSITION OF FILMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2001
|
Application #:
|
09466285
|
Filing Dt:
|
12/17/1999
|
|
Title:
|
METHOD FOR BENCHMARKING THIN FILM MEASUREMENT TOOLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09466715
|
Filing Dt:
|
12/17/1999
|
|
Title:
|
METHOD FOR IN-SITU REMOVAL OF SIDE WALLS IN MOM CAPACITOR FORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2002
|
Application #:
|
09469579
|
Filing Dt:
|
12/22/1999
|
|
Title:
|
METHOD OF FABRICATING AN INDIUM FIELD IMPLANT FOR PUNCHTHROUGH PROTECTION IN SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09470861
|
Filing Dt:
|
12/23/1999
|
|
Title:
|
PREDICTIVE PROB STABILIZATION RELATIVE TO SUBJECT MOVEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09471842
|
Filing Dt:
|
12/23/1999
|
|
Title:
|
METHOD AND APPARATUS FOR MAINTAINING TEST DATA DURING FABRICATION OF A SEMICONDUCTOR WAFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2004
|
Application #:
|
09472326
|
Filing Dt:
|
12/23/1999
|
|
Title:
|
INTERFEROMETRIC PROBE STABILIZATION RELATIVE TO SUBJECT MOVEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09472331
|
Filing Dt:
|
12/23/1999
|
|
Title:
|
MOS TRANSISTOR HAVING ALUMINUM NITRIDE GATE STRUCTURE AND METHOD OF NMAUFACTURING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09473876
|
Filing Dt:
|
12/28/1999
|
|
Title:
|
METHOD OF ETCHING SELF-ALIGNED VIAS TO METAL USING A SILCON NITRIDE SPACER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09476511
|
Filing Dt:
|
01/03/2000
|
|
Title:
|
DEVICE COMPRISING N-CHANNEL SEMICONDUCTOR MATERIAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09477170
|
Filing Dt:
|
01/04/2000
|
|
Title:
|
LOCAL INTERCONNECTION PROCESS FOR PREVENTING DOPANT CROSS DIFFUSION IN SHARED GATE ELECTRODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09477833
|
Filing Dt:
|
01/05/2000
|
|
Title:
|
CHEMICAL MECHANICAL POLISHER INCLUDING A PAD CONDITIONER AND A METHOD OF MANUFACTURING AN INTEGRATED CIRCUIT USING THE CHEMICAL MECHANICAL POLISHER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09481463
|
Filing Dt:
|
01/11/2000
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A METAL BARRIER LAYER FOR A DIELECTRIC MATERIAL HAVING A HIGH DIELECTRIC CONSTANT AND A METHOD OF MANUFACTURE THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2001
|
Application #:
|
09483785
|
Filing Dt:
|
01/14/2000
|
|
Title:
|
Polishing fluid, polishing method, semiconductor device and semiconductor device fabrication method
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09484310
|
Filing Dt:
|
01/18/2000
|
|
Title:
|
METHOD FOR MAKING AN INTERCONNECT LAYER AND A SEMICONDUCTOR DEVICE INCLUDING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09484759
|
Filing Dt:
|
01/18/2000
|
|
Title:
|
Method for making a semiconductor device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09488355
|
Filing Dt:
|
01/20/2000
|
|
Title:
|
LITHOGRAPHIC METHOD UTILIZING A PHASE-SHIFTING MASK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2003
|
Application #:
|
09488662
|
Filing Dt:
|
01/20/2000
|
|
Title:
|
PHASE-SHIFTING MASK AND SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09488899
|
Filing Dt:
|
01/21/2000
|
|
Title:
|
METHOD FOR TREATING AN EFFLUENT GAS DURING SEMICONDUCTOR PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09489092
|
Filing Dt:
|
01/21/2000
|
|
Title:
|
CAPACITOR FOR INTEGRATION WITH COPPER DAMASCENE PROCESSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2000
|
Application #:
|
09490655
|
Filing Dt:
|
01/24/2000
|
|
Title:
|
MICROMAGNETIC DEVICE FOR POWER PROCESSING APPLICATIONS AND METHOD OF MANUFACTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09491644
|
Filing Dt:
|
01/27/2000
|
|
Title:
|
METHODS FOR IMPROVED ENCAPUSLATION OF THICK METAL FEATURES IN INTEGRATED CIRCUIT FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09496829
|
Filing Dt:
|
02/02/2000
|
|
Title:
|
CMP SYSTEM AND SLURRY FOR POLISHING SEMICONDUCTOR WAFERS AND RELATED METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2001
|
Application #:
|
09500855
|
Filing Dt:
|
02/09/2000
|
|
Title:
|
Process for fabricating improved iron-cobalt magnetostrictive alloy and article comprising alloy
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2001
|
Application #:
|
09502868
|
Filing Dt:
|
02/11/2000
|
|
Title:
|
Method for producing devices having piezoelectric films
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2002
|
Application #:
|
09503225
|
Filing Dt:
|
02/11/2000
|
|
Title:
|
Method for producing piezoelectric films with rotating magnetron sputtering system
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09504306
|
Filing Dt:
|
02/15/2000
|
|
Title:
|
Bipolar semiconductor device and method of forming same having reduced transient enhanced diffusion
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09505762
|
Filing Dt:
|
02/16/2000
|
|
Title:
|
INTERDIGITATED CAPACITOR STRUCTURE FOR USE IN AN INTEGRATED CIRCUIT
|
|
