skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:045007/0891   Pages: 4
Recorded: 02/22/2018
Attorney Dkt #:510200US
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 14
1
Patent #:
Issue Dt:
11/14/2006
Application #:
10711637
Filing Dt:
09/29/2004
Publication #:
Pub Dt:
03/30/2006
Title:
STRUCTURE AND METHOD FOR MAKING STRAINED CHANNEL FIELD EFFECT TRANSISTOR USING SACRIFICIAL SPACER
2
Patent #:
Issue Dt:
07/09/2013
Application #:
10718302
Filing Dt:
11/20/2003
Publication #:
Pub Dt:
05/26/2005
Title:
CONTROLLING BANDWIDTH RESERVATIONS METHOD AND APPARATUS
3
Patent #:
Issue Dt:
05/30/2006
Application #:
10744917
Filing Dt:
12/23/2003
Publication #:
Pub Dt:
06/23/2005
Title:
SYSTEMS AND METHODS FOR CIRCUIT TESTING
4
Patent #:
Issue Dt:
04/18/2006
Application #:
10764179
Filing Dt:
01/23/2004
Publication #:
Pub Dt:
07/28/2005
Title:
SYSTEMS AND METHODS FOR OPERATING LOGIC CIRCUITS
5
Patent #:
Issue Dt:
05/30/2006
Application #:
10852863
Filing Dt:
05/25/2004
Publication #:
Pub Dt:
12/01/2005
Title:
SOI SENSE AMPLIFIER WITH CROSS-COUPLED BODY TERMINAL
6
Patent #:
Issue Dt:
05/16/2006
Application #:
10852889
Filing Dt:
05/25/2004
Publication #:
Pub Dt:
12/01/2005
Title:
SOI SENSE AMPLIFIER WITH CROSS-COUPLED BIT LINE STRUCTURE
7
Patent #:
Issue Dt:
08/01/2006
Application #:
11003084
Filing Dt:
12/03/2004
Publication #:
Pub Dt:
06/08/2006
Title:
SYSTEMS AND METHODS FOR PREVENTING MALFUNCTION OF CONTENT ADDRESSABLE MEMORY RESULTING FROM CONCURRENT WRITE AND LOOKUP OPERATIONS
8
Patent #:
Issue Dt:
05/15/2007
Application #:
11033612
Filing Dt:
01/12/2005
Publication #:
Pub Dt:
07/13/2006
Title:
SYSTEM AND METHOD FOR REDUCING POWER CONSUMPTION ASSOCIATED WITH THE CAPACITANCE OF INACTIVE PORTIONS OF A MULTIPLEXER
9
Patent #:
Issue Dt:
03/30/2010
Application #:
11145844
Filing Dt:
06/06/2005
Publication #:
Pub Dt:
12/07/2006
Title:
METHOD AND SYSTEM FOR EFFICIENT CACHE LOCKING MECHANISM
10
Patent #:
Issue Dt:
10/28/2008
Application #:
11205421
Filing Dt:
08/17/2005
Publication #:
Pub Dt:
02/22/2007
Title:
SYSTEM AND METHOD FOR CIRCUIT NOISE ANALYSIS
11
Patent #:
Issue Dt:
09/15/2009
Application #:
11291735
Filing Dt:
12/01/2005
Publication #:
Pub Dt:
07/12/2007
Title:
METHOD AND SYSTEM FOR EFFICIENT CONTEXT SWAPPING
12
Patent #:
Issue Dt:
01/27/2009
Application #:
11295057
Filing Dt:
12/06/2005
Publication #:
Pub Dt:
06/07/2007
Title:
SYSTEMS AND METHODS FOR LBIST TESTING USING ISOLATABLE SCAN CHAINS
13
Patent #:
Issue Dt:
01/12/2010
Application #:
11463777
Filing Dt:
08/10/2006
Publication #:
Pub Dt:
12/28/2006
Title:
STRUCTURE AND METHOD FOR MAKING STRAINED CHANNEL FIELD EFFECT TRANSISTOR USING SACRIFICIAL SPACER
14
Patent #:
Issue Dt:
03/27/2012
Application #:
12563756
Filing Dt:
09/21/2009
Publication #:
Pub Dt:
03/24/2011
Title:
SYSTEMS AND METHODS FOR TRANSFERRING DATA TO MAINTAIN PREFERRED SLOT POSITIONS IN A BI-ENDIAN PROCESSOR
Assignor
1
Exec Dt:
02/16/2018
Assignee
1
1-1, SHIBAURA 1-CHOME
MINATO-KU
TOKYO, JAPAN
Correspondence name and address
OBLON, ET AL.
1940 DUKE STREET
ALEXANDRIA, VA 22314

Search Results as of: 05/04/2024 09:28 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT