|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09504306
|
Filing Dt:
|
02/15/2000
|
|
Title:
|
Bipolar semiconductor device and method of forming same having reduced transient enhanced diffusion
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09505762
|
Filing Dt:
|
02/16/2000
|
|
Title:
|
INTERDIGITATED CAPACITOR STRUCTURE FOR USE IN AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09507042
|
Filing Dt:
|
02/18/2000
|
|
Title:
|
SHALLOW TRENCH ISOLATION CHEMICAL-MECHANICAL POLISHING PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09510015
|
Filing Dt:
|
02/22/2000
|
|
Title:
|
Dark spin rinse/dry
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09511343
|
Filing Dt:
|
02/23/2000
|
|
Title:
|
METHOD OF MAKING INTEGRATED CIRCUIT HAVING A MICROMAGNETIC DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09513390
|
Filing Dt:
|
02/25/2000
|
|
Title:
|
A METHOD OF FABRICATING AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09514832
|
Filing Dt:
|
02/28/2000
|
|
Title:
|
POLISHING PAD HAVING A WATER-REPELLANT FILM THERON AND A METHOD OF MANUFACTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09515250
|
Filing Dt:
|
02/29/2000
|
|
Title:
|
4K DERATING SCHEME FOR PROPAGATION DELAY AND SERUP/HOLD TIME COMPUTATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2004
|
Application #:
|
09515376
|
Filing Dt:
|
02/29/2000
|
|
Title:
|
4 POINT DERATING SCHEMEM FOR PROPAGATION DELAY AND SETUP/HOLD TIME COMPUTATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
09515730
|
Filing Dt:
|
02/29/2000
|
|
Title:
|
CHEMICAL MECHANICAL POLISHING COMPOSITION AND METHOD OF POLISHING METAL LAYERS USING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09516836
|
Filing Dt:
|
03/02/2000
|
|
Title:
|
Polishing pads from closed-cell elastomer foam
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
09517150
|
Filing Dt:
|
03/02/2000
|
|
Title:
|
CAPACITOR HAVING A TANTALUM LOWER ELECTRODE AND METHOD OF FORMING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2001
|
Application #:
|
09517965
|
Filing Dt:
|
03/03/2000
|
|
Title:
|
Method of chemical vapor depositing tungsten films
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2001
|
Application #:
|
09519193
|
Filing Dt:
|
03/06/2000
|
|
Title:
|
Titanium-tantalum barrier layer film and method for forming the same
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
09519909
|
Filing Dt:
|
03/07/2000
|
|
Title:
|
MOS TRANSISTORS WITH IMPROVED GATE DIELECTRICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2003
|
Application #:
|
09520670
|
Filing Dt:
|
03/07/2000
|
|
Title:
|
SYSTEM AND METHOD FOR INTRODUCING MULTIPLE COMPONENT-TYPE FACTORS INTO AN INTEGRATED CIRCUIT YIELD PREDICTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09521268
|
Filing Dt:
|
03/08/2000
|
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES HAVING HIGH PRESSURE
ANNEAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09521312
|
Filing Dt:
|
03/09/2000
|
|
Title:
|
PROCESS FOR FORMING THIN GATE OXIDE WITH ENHANCED RELIABILITY BY NITRIDATION OF UPPER SURFACE OF GATE OXIDE TO FORM BARRIER OF NITROGEN ATOMS IN UPPER SURFACE REGION OF GATE OXIDE, AND RESULTING PRODUCT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09521768
|
Filing Dt:
|
03/09/2000
|
|
Title:
|
Colloidal suspension of abrasive particles containing magnesium
as cmp slurry
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09523210
|
Filing Dt:
|
03/10/2000
|
|
Title:
|
METHOD OF MANUFACTURING SCHOTTKY GATE TRANSISTOR UTILIZING ALIGNMENT TECHNIQUES WITH MULITIPLE PHOTORESIST LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09523224
|
Filing Dt:
|
03/10/2000
|
|
Title:
|
INTEGRATED CIRCUIT HAVING ON-CHIP CAPACITORS FOR SUPPLYING POWER TO PORTIONS OF THE CIRCUIT REQUIRING HIGH-TRANSIENT PEAK POWER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09523782
|
Filing Dt:
|
03/13/2000
|
|
Title:
|
Method for fabricating mos device with halo implanted region
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09525489
|
Filing Dt:
|
03/15/2000
|
|
Title:
|
ENCAPSULATED-METAL VERTICAL-INTERDIGITATED CAPACITOR AND DAMASCENE METHOD OF MANUFACTURING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09526101
|
Filing Dt:
|
03/15/2000
|
|
Title:
|
USE OF CORROSION INHIBITING COMPOUNDS TO INHIBIT CORROSION OF METAL PLUGS IN CHEMICAL-MECHANICAL POLISHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09528071
|
Filing Dt:
|
03/17/2000
|
|
Title:
|
APPARATUS FOR VERIFICATION OF IC MASK SETS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09528753
|
Filing Dt:
|
03/20/2000
|
|
Title:
|
VERTICAL REPLACEMENT GATE (VRG) MOSFET WITH A CONDUCTIVE LAYER ADJACENT A SOURCE/DRAIN REGION AND METHOD OF MANUFACTURE THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09528882
|
Filing Dt:
|
03/20/2000
|
|
Title:
|
MULTI-CHIP BALL GRID ARRAY IC PACKAGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09532688
|
Filing Dt:
|
03/22/2000
|
|
Title:
|
APPARATUS AND METHOD FOR GRADIENT CLEANING OF SEMICONDUCTOR WAFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2001
|
Application #:
|
09533428
|
Filing Dt:
|
03/23/2000
|
|
Title:
|
Thin film deposition of mixed metal oxides
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2003
|
Application #:
|
09533429
|
Filing Dt:
|
03/23/2000
|
|
Title:
|
NON-HYDROLYTIC SOL-GEL PROCESS FOR HIGH K DIELECTRIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
09534652
|
Filing Dt:
|
03/24/2000
|
|
Title:
|
Endpoint detection method and apparatus which utilize an endpoint polishing layer of catalyst material
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09540473
|
Filing Dt:
|
03/31/2000
|
|
Title:
|
Apparatus and method for determining process width variations in integrated circuits
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09540618
|
Filing Dt:
|
03/31/2000
|
|
Title:
|
PLANAR MAGNETIC FRAME INDUCTORS HAVING OPEN CORES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09541792
|
Filing Dt:
|
03/31/2000
|
|
Title:
|
SLURRY CONTAINER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09542362
|
Filing Dt:
|
04/04/2000
|
|
Title:
|
Direct drive spindle for use in chemical vapor deposition
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2002
|
Application #:
|
09543412
|
Filing Dt:
|
04/05/2000
|
|
Title:
|
Process for treating damaged surfaces of low k carbon doped silicon oxide dielectric material after plasma etching and plasma cleaning steps
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09543808
|
Filing Dt:
|
04/06/2000
|
|
Title:
|
DEVICE COMPRISING A BIPOLAR SEMI-CONDUCTING FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
09546037
|
Filing Dt:
|
04/10/2000
|
|
Title:
|
INTERCONNECTIONS TO COPPER IC'S
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09547132
|
Filing Dt:
|
04/11/2000
|
|
Title:
|
LOCAL AREA ALLOYING FOR PREVENTING DISHING OF COPPER DURING CHEMICAL-MECHANICAL POLISHING (CMP)
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09550381
|
Filing Dt:
|
04/14/2000
|
|
Title:
|
LINEAR CAPACITOR AND PROCESS FOR MAKING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
09550764
|
Filing Dt:
|
04/17/2000
|
|
Title:
|
AUTOMATED SYSTEM FOR INSERTING AND READING OF PROBE POINTS IN SILICON EMBEDDED TESTBENCHES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2002
|
Application #:
|
09551050
|
Filing Dt:
|
04/18/2000
|
|
Title:
|
Self aligned gated schottky diode guard ring structures
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09552627
|
Filing Dt:
|
04/19/2000
|
|
Title:
|
DEVICE COMPRISING MICROMAGNETIC COMPONENTS FOR POWER APPLICATIONS AND PROCESS FOR FORMING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
09553140
|
Filing Dt:
|
04/20/2000
|
|
Title:
|
DETERMINATION OF FILM THICKNESS DURING CHEMICAL MECHANICAL POLISHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
09553931
|
Filing Dt:
|
04/21/2000
|
|
Title:
|
POLISHING CARRIER HEAD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09553938
|
Filing Dt:
|
04/21/2000
|
|
Title:
|
Polishing apparatus with carrier ring and carrier head employing like polarities
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09557430
|
Filing Dt:
|
04/25/2000
|
|
Title:
|
METHOD FOR FORMING DIELECTRIC STACK INCLUDING SECOND DIELECTRIC LAYER WITH LOWER UNDOPED PORTION AND UPPER DOPED PORTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09557536
|
Filing Dt:
|
04/25/2000
|
|
Title:
|
METHOD FOR FORMING TRENCHES CAPACITORS IN SOI SUBSTRATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09557946
|
Filing Dt:
|
04/24/2000
|
|
Title:
|
METHOD AND APPARATUS FOR ENHANCING IMAGE CONTRAST USING INTENSITY FILTRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
09558130
|
Filing Dt:
|
04/25/2000
|
|
Title:
|
INTEGRATED CIRCUIT EARLY LIFE FAILURE DETECTION BY MONITORING CHANGES IN CURRENT SIGNATURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
09559494
|
Filing Dt:
|
04/27/2000
|
|
Title:
|
Anisotropic wet etching method
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2002
|
Application #:
|
09559934
|
Filing Dt:
|
04/27/2000
|
|
Title:
|
Interconnect-integrated metal-insulator-metal capacitor and method of fabricating same
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09560935
|
Filing Dt:
|
04/30/2000
|
|
Title:
|
Method of determining the impact of plasma-charging damage on yield and reliablity in submicron integrated circuits
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09562346
|
Filing Dt:
|
05/01/2000
|
|
Title:
|
METHOD OF DETERMINING A TRAP DENSITY OF A SEMICONDUCTOR/OXIDE INTERFACE BY A CONTACTLESS CHARGE TECHNIQUE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09564062
|
Filing Dt:
|
05/03/2000
|
|
Title:
|
WIRE ROUTING TO CONTROL SKEW
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2004
|
Application #:
|
09564438
|
Filing Dt:
|
05/04/2000
|
|
Title:
|
ON-CHIP DEBUGGER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09564659
|
Filing Dt:
|
05/03/2000
|
|
Title:
|
SLURRY RECIRCULATION SYSTEM FOR REDUCED SLURRY DRYING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09567359
|
Filing Dt:
|
05/09/2000
|
|
Title:
|
CALIBRATION METHOD FOR QUANTITATIVE ELEMENTAL ANALYSIS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09567373
|
Filing Dt:
|
05/09/2000
|
|
Title:
|
METHOD OF TESTING AN UNKNOWN SAMPLE WITH AN ANALYTICAL TOOL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09567606
|
Filing Dt:
|
05/10/2000
|
|
Title:
|
METHOD AND APPARATUS FOR MATCHING CAPACITANCE OF FILTERS HAVING DIFFERENT CIRCUIT TOPOLOGIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
09567675
|
Filing Dt:
|
05/09/2000
|
|
Title:
|
CALIBRATION METHOD FOR QUANTITATIVE ELEMENTAL ANALYSIS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2004
|
Application #:
|
09568049
|
Filing Dt:
|
05/10/2000
|
|
Title:
|
PERIPHERAL PARTITIONING AND TREE DECOMPOSITION FOR PARTIAL SCAN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09568265
|
Filing Dt:
|
05/10/2000
|
|
Title:
|
PROCESS FOR SEMICONDUCTOR DEVICE FABRICATION HAVING COPPER INTERCONNECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09572060
|
Filing Dt:
|
05/17/2000
|
|
Title:
|
Semiconductor device having a metal gate with a work function compatible with a semiconductor device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2002
|
Application #:
|
09573123
|
Filing Dt:
|
05/17/2000
|
|
Title:
|
Capacitor with multiple-component dielectric and method of fabricating same
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
09573137
|
Filing Dt:
|
05/17/2000
|
|
Title:
|
CAPACITOR WITH STOICHIOMETRICALLY ADJUSTED DIELECTRIC AND METHOD OF FABRICATING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2002
|
Application #:
|
09573806
|
Filing Dt:
|
05/18/2000
|
|
Title:
|
SYSTEM AND METHOD FOR EFFICIENT LAYOUT OF FUNCTIONALLY EXTRANEOUS CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
09574365
|
Filing Dt:
|
05/19/2000
|
|
Title:
|
PROCESS CONTROL SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09574771
|
Filing Dt:
|
05/19/2000
|
|
Title:
|
INTEGRATED CIRCUIT STRUCTURES HAVING LOW K POROUS ALUMINUM OXIDE DIELECTRIC MATERIAL SEPARATING ALUMINUM LINES, AND METHOD OF MAKING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2002
|
Application #:
|
09574804
|
Filing Dt:
|
05/19/2000
|
|
Title:
|
METHOD OF MAKING IC INTERCONNECTION SYSTEM WITH LATERAL BARRIER LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2004
|
Application #:
|
09575214
|
Filing Dt:
|
05/18/2000
|
|
Title:
|
DAMASCENE STRUCTURE HAVING A METAL-OXIDE-METAL CAPACITOR ASSOCIATED THEREWITH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09577912
|
Filing Dt:
|
05/24/2000
|
|
Title:
|
ANTI-CORROSION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09578082
|
Filing Dt:
|
05/24/2000
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH VARIABLE PIN LOCATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
09578894
|
Filing Dt:
|
05/26/2000
|
|
Title:
|
METHOD FOR INTERCONNECTING ARRAYS OF MICROMECHANICAL DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09580106
|
Filing Dt:
|
05/30/2000
|
|
Title:
|
SYSTEM TO REDUCE PARTICULATE CONTAMINATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09580522
|
Filing Dt:
|
05/30/2000
|
|
Title:
|
DEVICE AND METHOD FOR PROTECTING ELECTRONIC COMPONENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2001
|
Application #:
|
09580530
|
Filing Dt:
|
05/30/2000
|
|
Title:
|
Illumination system for electron beam lithography tool
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09580939
|
Filing Dt:
|
05/30/2000
|
|
Title:
|
METHOD FOR ENHANCING ANTI-REFLECTIVE COATINGS USED IN PHOTOLITHOGRAPHY OF ELECTRONIC DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
09583126
|
Filing Dt:
|
05/30/2000
|
|
Title:
|
METHODS OF PACKAGING POLARIZATION MAINTAINING FIBERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09583434
|
Filing Dt:
|
05/31/2000
|
|
Title:
|
ENDPOINT DETECTION METHOD AND APPARATUS WHICH UTILIZE A CHELATING AGENT TO DETECT A POLISHING ENDPOINT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09583936
|
Filing Dt:
|
05/31/2000
|
|
Title:
|
METHOD AND APPARATUS FOR DETERMINING YIELD IMPACTING TESTS AT WAFER LEVEL AND PACKAGE LEVEL FOR SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2001
|
Application #:
|
09585159
|
Filing Dt:
|
06/01/2000
|
|
Title:
|
Method for fabricating a thin-film transistor
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
09586384
|
Filing Dt:
|
06/02/2000
|
|
Title:
|
METHOD FOR REDUCING DISHING RELATED ISSUES DURING THE FORMATION OF SHALLOW TRENCH ISOLATION STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2004
|
Application #:
|
09586586
|
Filing Dt:
|
06/02/2000
|
|
Title:
|
METHOD AND SYSTEM FOR ELIMINNATING EXTRUSIONS IN SEMICONDUCTOR VIAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09587609
|
Filing Dt:
|
06/05/2000
|
|
Title:
|
Method and apparatus for enhancing uniformity during polishing of a semiconductor wafer
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2001
|
Application #:
|
09589816
|
Filing Dt:
|
06/07/2000
|
|
Title:
|
SEMICONDUCTOR DEVICE, TRENCH ISOLATION STRUCTURE AND METHODS OF FORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09590310
|
Filing Dt:
|
06/07/2000
|
|
Title:
|
LOW TEMPERATURE PROCESS FOR FORMING A LOW DIELECTRIC CONSTANT FLUORINE AND CARBON-CONTAINING SILICON OXIDE DIELECTRIC-MATERIAL CHARACTERIZED BY IMPROVED RESISTANCE TO OXIDATION AND GOOD GAP-FILLING CAPABILITIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09591037
|
Filing Dt:
|
06/09/2000
|
|
Title:
|
METHOD OF FORMING BIPOLAR TRANSISTORS COMPRISING A NATIVE OXIDE LAYER FORMED ON A SUBSTRATE BY RINSING THE SUBSTRATE IN OZONATED WATER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09591108
|
Filing Dt:
|
06/09/2000
|
|
Title:
|
SEMICONDUCTOR DEVICE WITH A PAIR OF TRANSISTORS HAVING DUAL WORK FUNCTION GATE ELECTRODES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09591626
|
Filing Dt:
|
06/09/2000
|
|
Title:
|
ELECTRON BEAM IMAGING APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09592749
|
Filing Dt:
|
06/13/2000
|
|
Title:
|
ITERARIVE PREDICTION OF CIRCUIT DELAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09594189
|
Filing Dt:
|
06/14/2000
|
|
Title:
|
Method of improving electromigration in semiconductor device manufacturing processes
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2001
|
Application #:
|
09594478
|
Filing Dt:
|
06/15/2000
|
|
Title:
|
Insulated-gate field-effect transistors having different gate capacitances
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09596039
|
Filing Dt:
|
06/15/2000
|
|
Title:
|
METHOD FOR ATTACHING SOLDERBALLS BY SELECTIVELY OXIDIZING TRACES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2004
|
Application #:
|
09596382
|
Filing Dt:
|
06/16/2000
|
|
Title:
|
PROCESS FOR MANUFACTURING AN INTEGRATED CIRCUIT INCLUDING A DUAL-DAMASCENE STRUCTURE AND A CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09596909
|
Filing Dt:
|
06/20/2000
|
|
Title:
|
ENGINEERING DATABASE FEEDBACK SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
09597012
|
Filing Dt:
|
06/20/2000
|
|
Title:
|
SEMICONDUCTOR DEVICE FREE OF LLD REGIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09597076
|
Filing Dt:
|
06/20/2000
|
|
Title:
|
TWO-STEP OXIDATION PROCESS FOR OXIDIZING A SILICON SUBSTRATE WHEREIN THE FIRST STEP IS CARRIED OUT AT A TEMPERATURE BELOW THE VISCOELASTIC TEMPERATURE OF SILICON DIOXIDE AND THE SECOND STEP IS CARRIED OUT AT A TEMPERATURE ABOVE THE VISCOELASTIC TEMPERATURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09597077
|
Filing Dt:
|
06/20/2000
|
|
Title:
|
HIGH QUALITY OXIDE FOR USE IN INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
09597433
|
Filing Dt:
|
06/20/2000
|
|
Title:
|
METHOD OF AUTOMATICALLY GENERATING SCHEMATIC AND WAVEFORM DIAGRAMS FOR RELEVANT LOGIC CELLS OF A CIRCUIT USING INPUT SIGNAL PREDICTORS AND TRANSITION TIMES
|
|
