Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 045314/0155 | |
| Pages: | 4 |
| | Recorded: | 03/22/2018 | | |
| Attorney Dkt #: | MI22-6482 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2021
|
Application #:
|
15928410
|
Filing Dt:
|
03/22/2018
|
|
Publication #:
|
|
Pub Dt:
|
09/26/2019
| | | | |
|
Title:
|
Integrated Circuit Constructions Comprising Memory And Methods Used In The Formation Of Integrated Circuitry Comprising Memory
|
|
|
Assignee
|
|
|
|
|
| 8000 SOUTH FEDERAL WAY, MS 1- 525 |
| BOISE, IDAHO 83716 |
|
|
Correspondence name and address
|
| |
WELLS ST. JOHN, P.S.
|
| |
601 W. MAIN AVENUE
|
| |
SUITE 600
|
| |
SPOKANE, WA 99201
|
Search Results as of:
05/01/2024 07:39 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
