Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 045523/0025 | |
| Pages: | 4 |
| | Recorded: | 04/12/2018 | | |
| Attorney Dkt #: | NO90078A |
| Conveyance: | MERGER (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
2
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2017
|
Application #:
|
14915049
|
Filing Dt:
|
02/26/2016
|
|
Publication #:
|
|
Pub Dt:
|
08/04/2016
| | | | |
|
Title:
|
Method for Determining the Sizing of the Transistors of an Analog Circuit
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2021
|
Application #:
|
15739908
|
Filing Dt:
|
12/26/2017
|
|
Publication #:
|
|
Pub Dt:
|
07/05/2018
| | | | |
|
Title:
|
METHOD FOR GENERATING AN ELECTRONIC CIRCUIT MODELLING SUBSTRATE COUPLING EFFECTS IN AN INTEGRATED CIRCUIT
|
|
|
Assignee
|
|
|
|
|
| 21 RUE DE L'ECOLE DE MÉDECINE |
| PARIS, FRANCE 75006 |
|
|
Correspondence name and address
|
| |
CANTOR COLBURN LLP
|
| |
20 CHURCH STREET, 22ND FLOOR
|
| |
HARTFORD, CT 06103
|
Search Results as of:
04/29/2024 03:34 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
| 
