skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:046173/0955   Pages: 8
Recorded: 06/22/2018
Attorney Dkt #:MONTEREY 2018 Q2
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 28
1
Patent #:
Issue Dt:
06/27/2006
Application #:
10812703
Filing Dt:
03/30/2004
Title:
RECESSED CHANNEL WITH SEPARATED ONO MEMORY DEVICE
2
Patent #:
Issue Dt:
03/12/2013
Application #:
10847531
Filing Dt:
05/17/2004
Title:
MULTI-PORT ARBITRATION SYSTEM AND METHOD
3
Patent #:
Issue Dt:
02/10/2009
Application #:
11155707
Filing Dt:
06/16/2005
Publication #:
Pub Dt:
12/21/2006
Title:
METHOD AND SYSTEM FOR FORMING STRAIGHT WORD LINES IN A FLASH MEMORY ARRAY
4
Patent #:
Issue Dt:
07/01/2008
Application #:
11361277
Filing Dt:
02/24/2006
Title:
RECESSED CHANNEL WITH SEPARATED ONO MEMORY DEVICE
5
Patent #:
Issue Dt:
10/05/2010
Application #:
11432987
Filing Dt:
05/12/2006
Publication #:
Pub Dt:
10/04/2007
Title:
EYE-SAFE LASER NAVIGATION SENSOR
6
Patent #:
Issue Dt:
06/22/2010
Application #:
11591015
Filing Dt:
10/31/2006
Title:
LASER NAVIGATION SENSOR
7
Patent #:
Issue Dt:
10/19/2010
Application #:
11710034
Filing Dt:
02/23/2007
Title:
SYSTEM AND METHOD FOR MOUNTING AN OPTICAL COMPONENT TO AN INTEGRATED CIRCUIT PACKAGE
8
Patent #:
Issue Dt:
11/09/2010
Application #:
11873822
Filing Dt:
10/17/2007
Publication #:
Pub Dt:
04/23/2009
Title:
SPLIT CHARGE STORAGE NODE INNER SPACER PROCESS
9
Patent #:
Issue Dt:
03/24/2015
Application #:
12110974
Filing Dt:
04/28/2008
Publication #:
Pub Dt:
10/29/2009
Title:
METHODS FOR FABRICATING MEMORY CELLS HAVING FIN STRUCTURES WITH SEMICIRCULAR TOP SURFACES AND ROUNDED TOP CORNERS AND EDGES
10
Patent #:
Issue Dt:
01/11/2011
Application #:
12111886
Filing Dt:
04/29/2008
Publication #:
Pub Dt:
10/29/2009
Title:
WORDLINE RESISTANCE REDUCTION METHOD AND STRUCTURE IN AN INTEGRATED CIRCUIT MEMORY DEVICE
11
Patent #:
Issue Dt:
03/11/2014
Application #:
12116200
Filing Dt:
05/06/2008
Publication #:
Pub Dt:
11/12/2009
Title:
MEMORY DEVICE INTERCONNECTS AND METHOD OF MANUFACTURING
12
Patent #:
Issue Dt:
08/16/2011
Application #:
12209478
Filing Dt:
09/12/2008
Publication #:
Pub Dt:
03/18/2010
Title:
3-D INTEGRATED CIRCUIT SYSTEM AND METHOD
13
Patent #:
Issue Dt:
05/25/2010
Application #:
12287604
Filing Dt:
10/10/2008
Title:
SYSTEM AND METHOD FOR SCREENING SEMICONDUCTOR LASERS
14
Patent #:
Issue Dt:
12/14/2010
Application #:
12327641
Filing Dt:
12/03/2008
Publication #:
Pub Dt:
04/09/2009
Title:
METHOD FOR FORMING A FLASH MEMORY DEVICE WITH STRAIGHT WORD LINES
15
Patent #:
Issue Dt:
05/31/2011
Application #:
12512960
Filing Dt:
07/30/2009
Publication #:
Pub Dt:
11/26/2009
Title:
MEMORY DEVICE PERIPHERAL INTERCONNECTS AND METHOD OF MANUFACTURING
16
Patent #:
Issue Dt:
04/21/2015
Application #:
12556199
Filing Dt:
09/09/2009
Publication #:
Pub Dt:
03/10/2011
Title:
VARIED SILICON RICHNESS SILICON NITRIDE FORMATION
17
Patent #:
Issue Dt:
05/14/2013
Application #:
12943679
Filing Dt:
11/10/2010
Publication #:
Pub Dt:
03/10/2011
Title:
MEMORY DEVICE PERIPHERAL INTERCONNECTS
18
Patent #:
Issue Dt:
01/19/2016
Application #:
12961379
Filing Dt:
12/06/2010
Publication #:
Pub Dt:
04/28/2011
Title:
WORDLINE RESISTANCE REDUCTION METHOD AND STRUCTURE IN AN INTEGRATED CIRCUIT MEMORY DEVICE
19
Patent #:
NONE
Issue Dt:
Application #:
13183373
Filing Dt:
07/14/2011
Publication #:
Pub Dt:
11/10/2011
Title:
3D INTEGRATED CIRCUIT SYSTEM AND METHOD
20
Patent #:
Issue Dt:
09/16/2014
Application #:
13680726
Filing Dt:
11/19/2012
Publication #:
Pub Dt:
05/22/2014
Title:
Method to Improve Charge Trap Flash Memory Core Cell Performance and Reliability
21
Patent #:
Issue Dt:
07/01/2014
Application #:
13783954
Filing Dt:
03/04/2013
Title:
INTEGRATED CONTROL OF POWER SUPPLY AND POWER LINE COMMUNICATIONS
22
Patent #:
NONE
Issue Dt:
Application #:
14102446
Filing Dt:
12/10/2013
Publication #:
Pub Dt:
06/05/2014
Title:
Memory Device Interconnects and Method of Manufacture
23
Patent #:
NONE
Issue Dt:
Application #:
14102450
Filing Dt:
12/10/2013
Publication #:
Pub Dt:
05/29/2014
Title:
Memory Device Interconnects and Method of Manufacture
24
Patent #:
NONE
Issue Dt:
Application #:
14270700
Filing Dt:
05/06/2014
Publication #:
Pub Dt:
09/10/2015
Title:
METHOD TO IMPROVE CHARGE TRAP FLASH MEMORY TOP OXIDE QUALITY
25
Patent #:
NONE
Issue Dt:
Application #:
14486421
Filing Dt:
09/15/2014
Publication #:
Pub Dt:
02/05/2015
Title:
Method to Improve Charge Trap Flash Memory Core Cell Performance and Reliability
26
Patent #:
NONE
Issue Dt:
Application #:
14665311
Filing Dt:
03/23/2015
Publication #:
Pub Dt:
07/09/2015
Title:
VARIED SILICON RICHNESS SILICON NITRIDE FORMATION
27
Patent #:
NONE
Issue Dt:
Application #:
15239580
Filing Dt:
08/17/2016
Publication #:
Pub Dt:
03/30/2017
Title:
Memory Device Interconnects and Method of Manufacture
28
Patent #:
Issue Dt:
05/05/2020
Application #:
15690494
Filing Dt:
08/30/2017
Publication #:
Pub Dt:
01/04/2018
Title:
VARIED SILICON RICHNESS SILICON NITRIDE FORMATION
Assignor
1
Exec Dt:
06/20/2018
Assignee
1
3945 FREEDOM CIRCLE
SUITE 900
SANTA CLARA, CALIFORNIA 95054
Correspondence name and address
LONGITUDE LICENSING LIMITED
BRACKEN ROAD, SANDYFORD
FIRST FLOOR, BLACKTHORN EXCHANGE
DUBLIN, D18 P3Y9 IRELAND

Search Results as of: 05/08/2024 01:29 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT