Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 046228/0561 | |
| Pages: | 8 |
| | Recorded: | 06/28/2018 | | |
| Attorney Dkt #: | SAND-02268US0 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2019
|
Application #:
|
16021616
|
Filing Dt:
|
06/28/2018
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2020
| | | | |
|
Title:
|
MANUFACTURING PROCESS FOR SEPARATING LOGIC AND MEMORY ARRAY
|
|
|
Assignee
|
|
|
|
|
| 5601 GREAT OAKS PARKWAY |
| SAN JOSE, CALIFORNIA 95119 |
|
|
Correspondence name and address
|
| |
VIERRA MAGEN MARCUS LLP
|
| |
101 MISSION STREET, SUITE 400
|
| |
SAN FRANCISCO, CA 94105
|
Search Results as of:
05/07/2024 11:25 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
