Total properties:
444
Page
1
of
5
Pages:
1 2 3 4 5
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2017
|
Application #:
|
14936449
|
Filing Dt:
|
11/09/2015
|
Publication #:
|
|
Pub Dt:
|
03/03/2016
| | | | |
Title:
|
ANTI-ECLIPSE CIRCUITRY WITH TRACKING OF FLOATING DIFFUSION RESET LEVEL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2018
|
Application #:
|
15153868
|
Filing Dt:
|
05/13/2016
|
Publication #:
|
|
Pub Dt:
|
09/01/2016
| | | | |
Title:
|
Methods of Forming and Using Materials Containing Silicon and Nitrogen
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2018
|
Application #:
|
15230387
|
Filing Dt:
|
08/06/2016
|
Publication #:
|
|
Pub Dt:
|
11/24/2016
| | | | |
Title:
|
MULTI-FUNCTION, MODULAR SYSTEM FOR NETWORK SECURITY, SECURE COMMUNICATION, AND MALWARE PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2017
|
Application #:
|
15354822
|
Filing Dt:
|
11/17/2016
|
Publication #:
|
|
Pub Dt:
|
03/09/2017
| | | | |
Title:
|
SYSTEMS, METHODS AND DEVICES FOR PROGRAMMING A MULTILEVEL RESISTIVE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2018
|
Application #:
|
15402055
|
Filing Dt:
|
01/09/2017
|
Publication #:
|
|
Pub Dt:
|
06/29/2017
| | | | |
Title:
|
COMPUTERIZED APPARATUS WITH A HIGH SPEED DATA BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2018
|
Application #:
|
15437308
|
Filing Dt:
|
02/20/2017
|
Publication #:
|
|
Pub Dt:
|
06/22/2017
| | | | |
Title:
|
METHOD AND APPARATUS PROVIDING MULTI-PLANED ARRAY MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2019
|
Application #:
|
15552748
|
Filing Dt:
|
08/22/2017
|
Publication #:
|
|
Pub Dt:
|
03/15/2018
| | | | |
Title:
|
APPARATUSES AND METHODS FOR SHIFT DECISIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2019
|
Application #:
|
15553920
|
Filing Dt:
|
08/25/2017
|
Publication #:
|
|
Pub Dt:
|
02/15/2018
| | | | |
Title:
|
APPARATUSES AND METHODS FOR DATA MOVEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2021
|
Application #:
|
15555046
|
Filing Dt:
|
08/31/2017
|
Publication #:
|
|
Pub Dt:
|
02/08/2018
| | | | |
Title:
|
REPLACEMENT CONTROL GATE METHODS AND APPARATUSES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
15583500
|
Filing Dt:
|
05/01/2017
|
Publication #:
|
|
Pub Dt:
|
10/19/2017
| | | | |
Title:
|
MICROELECTRONIC DEVICES AND METHODS FOR FILLING VIAS IN MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
15584294
|
Filing Dt:
|
05/02/2017
|
Publication #:
|
|
Pub Dt:
|
11/08/2018
| | | | |
Title:
|
INDUCTORS WITH THROUGH-SUBSTRATE VIA CORES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2018
|
Application #:
|
15584881
|
Filing Dt:
|
05/02/2017
|
Publication #:
|
|
Pub Dt:
|
11/08/2018
| | | | |
Title:
|
MULTI-DIE INDUCTORS WITH COUPLED THROUGH-SUBSTRATE VIA CORES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2018
|
Application #:
|
15584965
|
Filing Dt:
|
05/02/2017
|
Publication #:
|
|
Pub Dt:
|
11/08/2018
| | | | |
Title:
|
3D INTERCONNECT MULTI-DIE INDUCTORS WITH THROUGH-SUBSTRATE VIA CORES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2019
|
Application #:
|
15606454
|
Filing Dt:
|
05/26/2017
|
Publication #:
|
|
Pub Dt:
|
09/14/2017
| | | | |
Title:
|
METHOD, APPARATUS AND SYSTEM PROVIDING HOLOGRAPHIC LAYER AS MICRO-LENS AND COLOR FILTER ARRAY IN AN IMAGER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2018
|
Application #:
|
15606493
|
Filing Dt:
|
05/26/2017
|
Publication #:
|
|
Pub Dt:
|
11/16/2017
| | | | |
Title:
|
3D NAND MEMORY Z-DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2020
|
Application #:
|
15609797
|
Filing Dt:
|
05/31/2017
|
Publication #:
|
|
Pub Dt:
|
12/14/2017
| | | | |
Title:
|
DESCRIPTOR GUIDED FAST MARCHING METHOD FOR ANALYZING IMAGES AND SYSTEMS USING THE SAME
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
15612174
|
Filing Dt:
|
06/02/2017
|
Publication #:
|
|
Pub Dt:
|
09/21/2017
| | | | |
Title:
|
CARRIERLESS CHIP PACKAGE FOR INTEGRATED CIRCUIT DEVICES, AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2018
|
Application #:
|
15613757
|
Filing Dt:
|
06/05/2017
|
Publication #:
|
|
Pub Dt:
|
09/21/2017
| | | | |
Title:
|
APPARATUSES AND METHODS FOR SETTING A SIGNAL IN VARIABLE RESISTANCE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2019
|
Application #:
|
15613823
|
Filing Dt:
|
06/05/2017
|
Publication #:
|
|
Pub Dt:
|
12/14/2017
| | | | |
Title:
|
PHASE CHANGE MEMORY STACK WITH TREATED SIDEWALLS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2019
|
Application #:
|
15613879
|
Filing Dt:
|
06/05/2017
|
Publication #:
|
|
Pub Dt:
|
10/26/2017
| | | | |
Title:
|
INTERFACES AND DIE PACKAGES, AND APPARTUSES INCLUDING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2018
|
Application #:
|
15620191
|
Filing Dt:
|
06/12/2017
|
Publication #:
|
|
Pub Dt:
|
09/28/2017
| | | | |
Title:
|
SEMICONDUCTOR DIES WITH RECESSES, ASSOCIATED LEADFRAMES, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2018
|
Application #:
|
15620458
|
Filing Dt:
|
06/12/2017
|
Publication #:
|
|
Pub Dt:
|
10/05/2017
| | | | |
Title:
|
APPARATUSES INCLUDING MEMORY CELLS WITH GAPS COMPRISING LOW DIELECTRIC CONSTANT MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2019
|
Application #:
|
15623664
|
Filing Dt:
|
06/15/2017
|
Publication #:
|
|
Pub Dt:
|
10/05/2017
| | | | |
Title:
|
HIGH-VOLTAGE SOLID-STATE TRANSDUCERS AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2018
|
Application #:
|
15624493
|
Filing Dt:
|
06/15/2017
|
Publication #:
|
|
Pub Dt:
|
10/05/2017
| | | | |
Title:
|
UNDER-BUMP METAL STRUCTURES FOR INTERCONNECTING SEMICONDUCTOR DIES OR PACKAGES AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2023
|
Application #:
|
15626634
|
Filing Dt:
|
06/19/2017
|
Publication #:
|
|
Pub Dt:
|
10/12/2017
| | | | |
Title:
|
METHODS, DEVICES, AND SYSTEMS RELATED TO FORMING SEMICONDUCTOR POWER DEVICES WITH A HANDLE SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2019
|
Application #:
|
15626843
|
Filing Dt:
|
06/19/2017
|
Publication #:
|
|
Pub Dt:
|
10/12/2017
| | | | |
Title:
|
COMPUTER MODULES WITH SMALL THICKNESSES AND ASSOCIATED METHODS OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2018
|
Application #:
|
15626979
|
Filing Dt:
|
06/19/2017
|
Publication #:
|
|
Pub Dt:
|
10/12/2017
| | | | |
Title:
|
SELF-IDENTIFYING SOLID-STATE TRANSDUCER MODULES AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2021
|
Application #:
|
15627076
|
Filing Dt:
|
06/19/2017
|
Publication #:
|
|
Pub Dt:
|
10/05/2017
| | | | |
Title:
|
PRE-ENCAPSULATED LEAD FRAMES FOR MICROELECTRONIC DEVICE PACKAGES, AND ASSOCIATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2021
|
Application #:
|
15631836
|
Filing Dt:
|
06/23/2017
|
Publication #:
|
|
Pub Dt:
|
10/05/2017
| | | | |
Title:
|
LIGHT EMITTING DIODES WITH N-POLARITY AND ASSOCIATED METHODS OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2019
|
Application #:
|
15632907
|
Filing Dt:
|
06/26/2017
|
Publication #:
|
|
Pub Dt:
|
12/27/2018
| | | | |
Title:
|
MEMORY DEVICES AND SYSTEMS WITH SECURITY CAPABILITIES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2018
|
Application #:
|
15633144
|
Filing Dt:
|
06/26/2017
|
Publication #:
|
|
Pub Dt:
|
10/12/2017
| | | | |
Title:
|
THREE-DIMENSIONAL STRUCTURED MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2019
|
Application #:
|
15633377
|
Filing Dt:
|
06/26/2017
|
Publication #:
|
|
Pub Dt:
|
12/27/2018
| | | | |
Title:
|
METHODS OF ERROR-BASED READ DISTURB MITIGATION AND MEMORY DEVICES UTILIZING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2020
|
Application #:
|
15637327
|
Filing Dt:
|
06/29/2017
|
Publication #:
|
|
Pub Dt:
|
10/19/2017
| | | | |
Title:
|
SYSTEMS AND METHODS FOR IMPROVING EFFICIENCIES OF A MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2018
|
Application #:
|
15640041
|
Filing Dt:
|
06/30/2017
|
Publication #:
|
|
Pub Dt:
|
01/04/2018
| | | | |
Title:
|
APPARATUS PROVIDING SIMPLIFIED ALIGNMENT OF OPTICAL FIBER IN PHOTONIC INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2018
|
Application #:
|
15645128
|
Filing Dt:
|
07/10/2017
|
Publication #:
|
|
Pub Dt:
|
12/14/2017
| | | | |
Title:
|
BOOSTING A DIGIT LINE VOLTAGE FOR A WRITE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2018
|
Application #:
|
15645130
|
Filing Dt:
|
07/10/2017
|
Publication #:
|
|
Pub Dt:
|
12/07/2017
| | | | |
Title:
|
ACCESSING MEMORY CELLS IN PARALLEL IN A CROSS-POINT ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2020
|
Application #:
|
15645694
|
Filing Dt:
|
07/10/2017
|
Publication #:
|
|
Pub Dt:
|
01/10/2019
| | | | |
Title:
|
SECURE SNAPSHOT MANAGEMENT FOR DATA STORAGE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2017
|
Application #:
|
15645894
|
Filing Dt:
|
07/10/2017
|
Publication #:
|
|
Pub Dt:
|
11/02/2017
| | | | |
Title:
|
SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURING SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
15648026
|
Filing Dt:
|
07/12/2017
|
Publication #:
|
|
Pub Dt:
|
10/26/2017
| | | | |
Title:
|
METHOD FOR EMBEDDING SILICON DIE INTO A STACKED PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2019
|
Application #:
|
15651985
|
Filing Dt:
|
07/17/2017
|
Publication #:
|
|
Pub Dt:
|
11/02/2017
| | | | |
Title:
|
APPARATUS AND METHODS INCLUDING A BIPOLAR JUNCTION TRANSISTOR COUPLED TO A STRING OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2019
|
Application #:
|
15652632
|
Filing Dt:
|
07/18/2017
|
Publication #:
|
|
Pub Dt:
|
11/02/2017
| | | | |
Title:
|
LIGHT EMITTING DIODES WITH ENHANCED THERMAL SINKING AND ASSOCIATED METHODS OF OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2019
|
Application #:
|
15653281
|
Filing Dt:
|
07/18/2017
|
Publication #:
|
|
Pub Dt:
|
11/02/2017
| | | | |
Title:
|
SEMICONDUCTOR DEVICES AND METHODS FOR FORMING PATTERNED RADIATION BLOCKING ON A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2018
|
Application #:
|
15653365
|
Filing Dt:
|
07/18/2017
|
Publication #:
|
|
Pub Dt:
|
11/02/2017
| | | | |
Title:
|
CONDUCTIVE INTERCONNECT STRUCTURES INCORPORATING NEGATIVE THERMAL EXPANSION MATERIALS AND ASSOCIATED SYSTEMS, DEVICES, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2018
|
Application #:
|
15656084
|
Filing Dt:
|
07/21/2017
|
Publication #:
|
|
Pub Dt:
|
11/09/2017
| | | | |
Title:
|
APPARATUSES AND METHODS FOR TARGETED REFRESHING OF MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2018
|
Application #:
|
15656690
|
Filing Dt:
|
07/21/2017
|
Publication #:
|
|
Pub Dt:
|
11/09/2017
| | | | |
Title:
|
MEMORIES HAVING SELECT DEVICES BETWEEN ACCESS LINES AND IN MEMORY CELLS FORMED OF A SAME TYPE OF CIRCUIT ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2018
|
Application #:
|
15656895
|
Filing Dt:
|
07/21/2017
|
Title:
|
MEMORY DEVICE WITH A MULTIPLEXED COMMAND/ADDRESS BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2019
|
Application #:
|
15656999
|
Filing Dt:
|
07/21/2017
|
Publication #:
|
|
Pub Dt:
|
01/24/2019
| | | | |
Title:
|
Integrated Assemblies Comprising Stud-Type Capacitors
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2018
|
Application #:
|
15657298
|
Filing Dt:
|
07/24/2017
|
Publication #:
|
|
Pub Dt:
|
12/07/2017
| | | | |
Title:
|
SYSTEMS AND METHODS FOR WAFER ALIGNMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2020
|
Application #:
|
15657388
|
Filing Dt:
|
07/24/2017
|
Publication #:
|
|
Pub Dt:
|
11/09/2017
| | | | |
Title:
|
MICROFEATURE WORKPIECES HAVING ALLOYED CONDUCTIVE STRUCTURES, AND ASSOCIATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2017
|
Application #:
|
15657451
|
Filing Dt:
|
07/24/2017
|
Title:
|
MEMORY DEVICES FOR READING MEMORY CELLS OF DIFFERENT MEMORY PLANES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2018
|
Application #:
|
15658202
|
Filing Dt:
|
07/24/2017
|
Publication #:
|
|
Pub Dt:
|
11/09/2017
| | | | |
Title:
|
VERTICAL SOLID-STATE TRANSDUCERS AND HIGH VOLTAGE SOLID-STATE TRANSDUCERS HAVING BURIED CONTACTS AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2018
|
Application #:
|
15658276
|
Filing Dt:
|
07/24/2017
|
Title:
|
DYNAMIC TERMINATION EDGE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2018
|
Application #:
|
15659482
|
Filing Dt:
|
07/25/2017
|
Publication #:
|
|
Pub Dt:
|
12/07/2017
| | | | |
Title:
|
Integrated Structures Comprising Charge-Storage Regions Along Outer Portions of Vertically-Extending Channel Material
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2018
|
Application #:
|
15659728
|
Filing Dt:
|
07/26/2017
|
Title:
|
PROGRAM OPERATIONS IN MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2018
|
Application #:
|
15659994
|
Filing Dt:
|
07/26/2017
|
Publication #:
|
|
Pub Dt:
|
12/07/2017
| | | | |
Title:
|
CHARGE SHARING BETWEEN MEMORY CELL PLATES USING A CONDUCTIVE PATH
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2020
|
Application #:
|
15660210
|
Filing Dt:
|
07/26/2017
|
Publication #:
|
|
Pub Dt:
|
11/09/2017
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE WITH MULTIPLE COPLANAR INTERPOSERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2018
|
Application #:
|
15660387
|
Filing Dt:
|
07/26/2017
|
Publication #:
|
|
Pub Dt:
|
11/23/2017
| | | | |
Title:
|
METHODS OF TESTING SEMICONDUCTOR DEVICES COMPRISING A DIE STACK HAVING PROTRUDING CONDUCTIVE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2019
|
Application #:
|
15660405
|
Filing Dt:
|
07/26/2017
|
Publication #:
|
|
Pub Dt:
|
01/31/2019
| | | | |
Title:
|
APPARATUSES AND METHODS FOR INDIRECTLY DETECTING PHASE VARIATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2019
|
Application #:
|
15660417
|
Filing Dt:
|
07/26/2017
|
Publication #:
|
|
Pub Dt:
|
11/09/2017
| | | | |
Title:
|
MAGNETIC DEVICES WITH MAGNETIC AND GETTER REGIONS AND METHODS OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2019
|
Application #:
|
15660442
|
Filing Dt:
|
07/26/2017
|
Publication #:
|
|
Pub Dt:
|
01/31/2019
| | | | |
Title:
|
METHODS OF MAKING SEMICONDUCTOR DEVICE MODULES WITH INCREASED YIELD
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2020
|
Application #:
|
15660491
|
Filing Dt:
|
07/26/2017
|
Publication #:
|
|
Pub Dt:
|
01/31/2019
| | | | |
Title:
|
SEMICONDUCTOR DEVICES INCLUDING A PASSIVE MATERIAL BETWEEN MEMORY CELLS AND CONDUCTIVE ACCESS LINES, AND RELATED ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2019
|
Application #:
|
15660829
|
Filing Dt:
|
07/26/2017
|
Publication #:
|
|
Pub Dt:
|
01/31/2019
| | | | |
Title:
|
SELF-ALIGNED MEMORY DECKS IN CROSS-POINT MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2018
|
Application #:
|
15661351
|
Filing Dt:
|
07/27/2017
|
Publication #:
|
|
Pub Dt:
|
11/09/2017
| | | | |
Title:
|
RESISTIVE MEMORY HAVING CONFINED FILAMENT FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2019
|
Application #:
|
15661460
|
Filing Dt:
|
07/27/2017
|
Publication #:
|
|
Pub Dt:
|
11/09/2017
| | | | |
Title:
|
DYNAMIC ARRAYS AND OVERLAYS WITH BOUNDS POLICIES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2018
|
Application #:
|
15661846
|
Filing Dt:
|
07/27/2017
|
Publication #:
|
|
Pub Dt:
|
01/04/2018
| | | | |
Title:
|
LAYOUT OF TRANSMISSION VIAS FOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2018
|
Application #:
|
15662002
|
Filing Dt:
|
07/27/2017
|
Title:
|
PERIPHERY FILL AND LOCALIZED CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2019
|
Application #:
|
15662059
|
Filing Dt:
|
07/27/2017
|
Publication #:
|
|
Pub Dt:
|
01/31/2019
| | | | |
Title:
|
APPARATUSES AND METHODS FOR CALIBRATING SENSE AMPLIFIERS IN A SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2018
|
Application #:
|
15662218
|
Filing Dt:
|
07/27/2017
|
Title:
|
VARIABLE FILTER CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2019
|
Application #:
|
15662769
|
Filing Dt:
|
07/28/2017
|
Publication #:
|
|
Pub Dt:
|
01/31/2019
| | | | |
Title:
|
SHIELDED FAN-OUT PACKAGED SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2020
|
Application #:
|
15662974
|
Filing Dt:
|
07/28/2017
|
Publication #:
|
|
Pub Dt:
|
11/30/2017
| | | | |
Title:
|
RESISTIVE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2019
|
Application #:
|
15663545
|
Filing Dt:
|
07/28/2017
|
Publication #:
|
|
Pub Dt:
|
01/31/2019
| | | | |
Title:
|
APPARATUSES AND METHODS FOR GENERATING A VOLTAGE IN A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2018
|
Application #:
|
15663641
|
Filing Dt:
|
07/28/2017
|
Title:
|
MEMORY DEVICES WITH SELECTIVE PAGE-BASED REFRESH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2018
|
Application #:
|
15663707
|
Filing Dt:
|
07/29/2017
|
Publication #:
|
|
Pub Dt:
|
11/16/2017
| | | | |
Title:
|
PIXEL ARRAY WITH SHARED PIXELS IN A SINGLE COLUMN AND ASSOCIATED DEVICES, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2020
|
Application #:
|
15663774
|
Filing Dt:
|
07/30/2017
|
Publication #:
|
|
Pub Dt:
|
12/07/2017
| | | | |
Title:
|
Assemblies Having Shield Lines of an Upper Wiring Level Electrically Coupled with Shield Lines of a Lower Wiring Level
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2018
|
Application #:
|
15664014
|
Filing Dt:
|
07/31/2017
|
Title:
|
DATA STATE SYNCHRONIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2019
|
Application #:
|
15664140
|
Filing Dt:
|
07/31/2017
|
Publication #:
|
|
Pub Dt:
|
03/01/2018
| | | | |
Title:
|
MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2018
|
Application #:
|
15664143
|
Filing Dt:
|
07/31/2017
|
Publication #:
|
|
Pub Dt:
|
03/01/2018
| | | | |
Title:
|
Memory Cells and Memory Arrays
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2018
|
Application #:
|
15664161
|
Filing Dt:
|
07/31/2017
|
Publication #:
|
|
Pub Dt:
|
03/01/2018
| | | | |
Title:
|
Memory Cells and Memory Arrays
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2018
|
Application #:
|
15664183
|
Filing Dt:
|
07/31/2017
|
Publication #:
|
|
Pub Dt:
|
03/01/2018
| | | | |
Title:
|
Memory Cells and Memory Arrays
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2018
|
Application #:
|
15664217
|
Filing Dt:
|
07/31/2017
|
Publication #:
|
|
Pub Dt:
|
03/01/2018
| | | | |
Title:
|
Memory Cells and Memory Arrays
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2020
|
Application #:
|
15664252
|
Filing Dt:
|
07/31/2017
|
Publication #:
|
|
Pub Dt:
|
01/31/2019
| | | | |
Title:
|
VARIABLE-SIZE TABLE FOR ADDRESS TRANSLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2021
|
Application #:
|
15664352
|
Filing Dt:
|
07/31/2017
|
Publication #:
|
|
Pub Dt:
|
01/31/2019
| | | | |
Title:
|
DIE ADDRESSING USING A REDUCED SIZE TRANSLATION TABLE ENTRY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2018
|
Application #:
|
15664467
|
Filing Dt:
|
07/31/2017
|
Publication #:
|
|
Pub Dt:
|
12/14/2017
| | | | |
Title:
|
APPARATUSES, DEVICES AND METHODS FOR SENSING A SNAPBACK EVENT IN A CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2018
|
Application #:
|
15664506
|
Filing Dt:
|
07/31/2017
|
Title:
|
APPARATUS HAVING A DATA RECEIVER WITH A REAL TIME CLOCK DECODING DECISION FEEDBACK EQUALIZER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2018
|
Application #:
|
15664546
|
Filing Dt:
|
07/31/2017
|
Publication #:
|
|
Pub Dt:
|
12/07/2017
| | | | |
Title:
|
FERAM-DRAM HYBRID MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2018
|
Application #:
|
15664589
|
Filing Dt:
|
07/31/2017
|
Publication #:
|
|
Pub Dt:
|
11/16/2017
| | | | |
Title:
|
DATA STORAGE ERROR PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2019
|
Application #:
|
15664666
|
Filing Dt:
|
07/31/2017
|
Publication #:
|
|
Pub Dt:
|
12/07/2017
| | | | |
Title:
|
APPARATUSES AND METHODS FOR BI-DIRECTIONAL ACCESS OF CROSS-POINT ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2019
|
Application #:
|
15664975
|
Filing Dt:
|
07/31/2017
|
Publication #:
|
|
Pub Dt:
|
12/14/2017
| | | | |
Title:
|
PHOTONICS GRATING COUPLER AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2018
|
Application #:
|
15665062
|
Filing Dt:
|
07/31/2017
|
Publication #:
|
|
Pub Dt:
|
11/30/2017
| | | | |
Title:
|
POWER DELIVERY CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2018
|
Application #:
|
15665474
|
Filing Dt:
|
08/01/2017
|
Publication #:
|
|
Pub Dt:
|
11/16/2017
| | | | |
Title:
|
MEMORY CELL PROGRAMMING USING VGVT VALUE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2019
|
Application #:
|
15665501
|
Filing Dt:
|
08/01/2017
|
Publication #:
|
|
Pub Dt:
|
11/16/2017
| | | | |
Title:
|
ADAPTIVE DESATURATION IN MIN-SUM DECODING OF LDPD CODES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2018
|
Application #:
|
15665577
|
Filing Dt:
|
08/01/2017
|
Publication #:
|
|
Pub Dt:
|
12/14/2017
| | | | |
Title:
|
SELECT DEVICE FOR MEMORY CELL APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2018
|
Application #:
|
15666064
|
Filing Dt:
|
08/01/2017
|
Publication #:
|
|
Pub Dt:
|
12/14/2017
| | | | |
Title:
|
MEMORY BLOCKS AND RELATED DEVICES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2019
|
Application #:
|
15666320
|
Filing Dt:
|
08/01/2017
|
Publication #:
|
|
Pub Dt:
|
02/07/2019
| | | | |
Title:
|
PHASE CONTROL BETWEEN REGULATOR OUTPUTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2019
|
Application #:
|
15666375
|
Filing Dt:
|
08/01/2017
|
Publication #:
|
|
Pub Dt:
|
02/07/2019
| | | | |
Title:
|
METHODS OF DETERMINING HOST CLOCK FREQUENCY FOR RUN TIME OPTIMIZATION OF MEMORY AND MEMORY DEVICES EMPLOYING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2020
|
Application #:
|
15666410
|
Filing Dt:
|
08/01/2017
|
Publication #:
|
|
Pub Dt:
|
11/16/2017
| | | | |
Title:
|
SYSTEMS AND METHODS FOR PACKING DATA IN A SCALABLE MEMORY SYSTEM PROTOCOL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2019
|
Application #:
|
15667159
|
Filing Dt:
|
08/02/2017
|
Publication #:
|
|
Pub Dt:
|
03/01/2018
| | | | |
Title:
|
Memory Cells, Methods Of Forming An Array Of Two Transistor-One Capacitor Memory Cells, And Methods Used In Fabricating Integrated Circuitry
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2018
|
Application #:
|
15667234
|
Filing Dt:
|
08/02/2017
|
Publication #:
|
|
Pub Dt:
|
03/01/2018
| | | | |
Title:
|
Sense Amplifier Constructions
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2018
|
Application #:
|
15667358
|
Filing Dt:
|
08/02/2017
|
Publication #:
|
|
Pub Dt:
|
11/16/2017
| | | | |
Title:
|
APPARATUSES AND METHODS FOR VARIABLE LATENCY MEMORY OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2018
|
Application #:
|
15667364
|
Filing Dt:
|
08/02/2017
|
Publication #:
|
|
Pub Dt:
|
12/14/2017
| | | | |
Title:
|
MAGNETIC CELL STRUCTURES, AND METHODS OF FABRICATION
|
|