Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 046800/0332 | |
| Pages: | 3 |
| | Recorded: | 09/06/2018 | | |
Attorney Dkt #: | 516364US |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2020
|
Application #:
|
16123123
|
Filing Dt:
|
09/06/2018
|
Publication #:
|
|
Pub Dt:
|
09/26/2019
| | | | |
Title:
|
MEMORY SYSTEM INCLUDING A MEMORY CONTROLLER AND ERROR CORRECTION CIRCUIT FOR READING MULTI-BIT DATA AND FOR DETECTING AND CORRECTING READ DATA ERRORS
|
|
Assignee
|
|
|
1-1, SHIBAURA 1-CHOME, MINATO-KU |
TOKYO, JAPAN 105-0023 |
|
Correspondence name and address
|
|
OBLON, ET AL.
|
|
1940 DUKE STREET
|
|
ALEXANDRIA, VA 22314
|
Search Results as of:
04/27/2024 11:30 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|