skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:047018/0588   Pages: 7
Recorded: 10/01/2018
Attorney Dkt #:MI22-6688
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 1
1
Patent #:
Issue Dt:
03/31/2020
Application #:
16148148
Filing Dt:
10/01/2018
Publication #:
Pub Dt:
04/02/2020
Title:
Integrated Circuitry, DRAM Circuitry, Method Of Forming A Plurality Of Conductive Vias, And Method Of Forming DRAM Circuitry
Assignors
1
Exec Dt:
10/01/2018
2
Exec Dt:
10/01/2018
Assignee
1
8000 SOUTH FEDERAL WAY, MS 1- 525
BOISE, IDAHO 83716
Correspondence name and address
WELLS ST. JOHN, P.S.
601 W. MAIN AVENUE
SUITE 600
SPOKANE, WA 99201

Search Results as of: 05/06/2024 11:45 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT