skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:047243/0001   Pages: 959
Recorded: 08/23/2018
Attorney Dkt #:4816.238
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
Total properties: 17987
Page 11 of 180
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180
1
Patent #:
5892703
Issue Dt:
04/06/1999
Application #:
08874241
Filing Dt:
06/13/1997
Title:
MEMORY ARCHITECTURE AND DECODER ADDRESSING
2
Patent #:
6037248
Issue Dt:
03/14/2000
Application #:
08874389
Filing Dt:
06/13/1997
Title:
METHOD OF FABRICATING INTEGRATED CIRCUIT WIRING WITH LOW RC TIME DELAY
3
Patent #:
5900770
Issue Dt:
05/04/1999
Application #:
08874496
Filing Dt:
06/13/1997
Title:
VARIABLE LOADING APPARATUS FOR OUTPUT LOADING OF INTEGRATED CIRCUITS
4
Patent #:
6009249
Issue Dt:
12/28/1999
Application #:
08874602
Filing Dt:
06/13/1997
Title:
AUTOMATED LOAD DETERMINATION FOR PARTITIONED SIMULATION
5
Patent #:
5946238
Issue Dt:
08/31/1999
Application #:
08877066
Filing Dt:
06/17/1997
Title:
SINGLE-CELL REFERENCE SIGNAL GENERATING CIRCUIT FOR READING NONVOLATILE MEMORY
6
Patent #:
6090683
Issue Dt:
07/18/2000
Application #:
08877527
Filing Dt:
06/16/1997
Title:
METHOD OF ETCHING THERMALLY GROWN OXIDE SUBSTANTIALLY SELECTIVELY RELATIVE TO DEPOSITED OXIDE
7
Patent #:
5942131
Issue Dt:
08/24/1999
Application #:
08877613
Filing Dt:
06/17/1997
Title:
TREATMENT OF A SURFACE HAVING AN EXPOSE SILICON./SILICA INTERFACE
8
Patent #:
5968844
Issue Dt:
10/19/1999
Application #:
08877788
Filing Dt:
06/18/1997
Title:
METHOD FOR ETCHING NITRIDE FEATURES IN INTEGRATED CIRCUIT CONSTRUCTION
9
Patent #:
5805500
Issue Dt:
09/08/1998
Application #:
08877921
Filing Dt:
06/18/1997
Title:
CIRCUIT AND METHOD FOR GENERATING A READ REFERENCE SIGNAL FOR NONVOLATILE MEMORY CELLS
10
Patent #:
5886925
Issue Dt:
03/23/1999
Application #:
08877922
Filing Dt:
06/18/1997
Title:
READ CIRCUIT AND METHOD FOR NONVOLATILE MEMORY CELLS WITH AN EQUALIZING STRUCTURE
11
Patent #:
5903498
Issue Dt:
05/11/1999
Application #:
08877927
Filing Dt:
06/18/1997
Title:
LOW-SUPPLY-VOLTAGE NONVOLATILE MEMORY DEVICE WITH VOLTAGE BOOSTING
12
Patent #:
5901078
Issue Dt:
05/04/1999
Application #:
08878657
Filing Dt:
06/19/1997
Title:
VARIABLE VOLTAGE ISOLATION GATE AND METHOD
13
Patent #:
5930184
Issue Dt:
07/27/1999
Application #:
08878752
Filing Dt:
06/19/1997
Title:
MEMORY DEVICE HAVING TWO OR MORE MEMORY ARRAYS AND A TESTPATH CONNECTED TO ONE OF THE MEMORY ARRAYS AND NOT OPERABLY CONNECTED TO ANOTHER MEMORY ARRAY, AND A METHOD OF OPERATING THE TESTPATH
14
Patent #:
5879965
Issue Dt:
03/09/1999
Application #:
08878935
Filing Dt:
06/19/1997
Title:
PLASTIC LEAD FRAMES FOR SEMICONDUCTOR DEVICES, PACKAGES INCLUDING SAME, AND METHODS OF FABRICATION
15
Patent #:
6128225
Issue Dt:
10/03/2000
Application #:
08879017
Filing Dt:
06/18/1997
Title:
METHOD AND CIRCUIT FOR READING LOW-SUPPLY-VOLTAGE NONVOLATILE MEMORY CELLS
16
Patent #:
6021452
Issue Dt:
02/01/2000
Application #:
08879400
Filing Dt:
06/20/1997
Title:
COMPUTER SYSTEM CAPABLE OF SYMMETRICAL PROCESSING
17
Patent #:
6032274
Issue Dt:
02/29/2000
Application #:
08879409
Filing Dt:
06/20/1997
Title:
METHOD AND APPARATUS FOR COMPRESSED DATA TESTING OF MORE THAN ONE MEMORY ARRAY
18
Patent #:
5885846
Issue Dt:
03/23/1999
Application #:
08879833
Filing Dt:
06/19/1997
Title:
METHOD AND APPARATUS FOR TESTING OF DIELECTRIC DEFECTS IN A PACKAGED SEMICONDUCTOR MEMORY DEVICE
19
Patent #:
5945840
Issue Dt:
08/31/1999
Application #:
08879983
Filing Dt:
06/20/1997
Title:
LOW CURRENT REDUNDANCY ANTI-FUSE ASSEMBLY
20
Patent #:
6044452
Issue Dt:
03/28/2000
Application #:
08880085
Filing Dt:
06/20/1997
Title:
METHOD FOR SYMMETRICALLY PROCESSING
21
Patent #:
5953352
Issue Dt:
09/14/1999
Application #:
08880251
Filing Dt:
06/23/1997
Title:
METHOD OF CHECKING DATA INTEGRITY FOR A RAID 1 SYSTEM
22
Patent #:
5960303
Issue Dt:
09/28/1999
Application #:
08880275
Filing Dt:
06/23/1997
Title:
PROCESS OF FORMING TITANIUM SILICIDE INTERCONNECTS
23
Patent #:
6061822
Issue Dt:
05/09/2000
Application #:
08880350
Filing Dt:
06/23/1997
Title:
A SYSTEM AND METHOD FOR PROVIDING A FAST AND EFFICIENT COMPARISON OF CYCLIC REDUNDANCY CHECK (CRC/CHECK SUM) VALUES OF TWO MIRRORED DISKS
24
Patent #:
6076180
Issue Dt:
06/13/2000
Application #:
08880351
Filing Dt:
06/23/1997
Title:
METHOD FOR TESTING A CONTROLLER WITH RANDOM CONSTRAINTS
25
Patent #:
6146961
Issue Dt:
11/14/2000
Application #:
08880356
Filing Dt:
06/23/1997
Title:
PROCESSING METHODS OF FORMING A CAPACITOR
26
Patent #:
6049963
Issue Dt:
04/18/2000
Application #:
08880840
Filing Dt:
06/23/1997
Title:
METHOD FOR MOUNTING AN ELEMENT
27
Patent #:
6207587
Issue Dt:
03/27/2001
Application #:
08881519
Filing Dt:
06/24/1997
Title:
METHOD FOR FORMING A DIELECTRIC
28
Patent #:
5832418
Issue Dt:
11/03/1998
Application #:
08881716
Filing Dt:
06/23/1997
Title:
APPARATUS FOR TESTING A CONTROLLER WITH RANDOM CONTRAINTS
29
Patent #:
5970340
Issue Dt:
10/19/1999
Application #:
08881737
Filing Dt:
06/24/1997
Title:
METHOD OF MAKING SEMICONDUCTOR DEVICE INCORPORATING AN ELECTRICAL CONTACT TO AN INTERMAL CONDUCTIVE LAYER
30
Patent #:
5928480
Issue Dt:
07/27/1999
Application #:
08883027
Filing Dt:
06/26/1997
Title:
METHOD OF SPUTTER DEPOSITION OF METALS ONTO SUBSTRATES AND METHOD OF FORMING PLASMA
31
Patent #:
5944845
Issue Dt:
08/31/1999
Application #:
08883181
Filing Dt:
06/26/1997
Title:
CIRCUIT AND METHOD TO PREVENT INADVERTENT TEST MODE ENTRY
32
Patent #:
5986921
Issue Dt:
11/16/1999
Application #:
08883822
Filing Dt:
06/27/1997
Title:
CLOCK CIRCUIT FOR READING A MUTILEVEL NON VOLATILE MEMORY CELLS DEVICE
33
Patent #:
5976955
Issue Dt:
11/02/1999
Application #:
08884902
Filing Dt:
06/30/1997
Title:
PACKAGING FOR BARE DICE EMPLOYING EMR-SENSITIVE ADHESIVES
34
Patent #:
5970358
Issue Dt:
10/19/1999
Application #:
08885060
Filing Dt:
06/30/1997
Title:
A METHOD FOR FORMING A CAPACITOR, THE FIRST CAPACITOR PLATE OF THE CAPACITOR INCLUDING ELECTRICALLY COUPLED FIRST AND SECOND CONDUCTIVE LAYERS SEPARATED BY AN INTERVENING INSULATIVE LAYER, WHEREIN THE FIRST AND SECOND CONDUCTIVE LAYERS CONSTITUTE DIFFERENT MATERIALS
35
Patent #:
5927503
Issue Dt:
07/27/1999
Application #:
08885127
Filing Dt:
06/30/1997
Title:
TRAY FOR PROCESSING AND/OR SHIPPING INTEGRATED CIRCUIT DEVICE
36
Patent #:
5883849
Issue Dt:
03/16/1999
Application #:
08885535
Filing Dt:
06/30/1997
Title:
METHOD AND APPARATUS FOR SIMULTANEOUS MEMORY SUBARRAY TESTING
37
Patent #:
6069928
Issue Dt:
05/30/2000
Application #:
08885803
Filing Dt:
06/30/1997
Title:
SCALABLE RECEIVER STRUCTURE FOR EFFICIENT BIT SEQUENCE DECODING
38
Patent #:
5945698
Issue Dt:
08/31/1999
Application #:
08886384
Filing Dt:
07/01/1997
Title:
FIELD EFFECT TRANSISTOR ASSEMBLIES AND TRANSISTOR GATE BLOCK STACKS
39
Patent #:
5895019
Issue Dt:
04/20/1999
Application #:
08886529
Filing Dt:
07/02/1997
Title:
POSITIONER FOR OVERHANGING COMPONENTS
40
Patent #:
6010953
Issue Dt:
01/04/2000
Application #:
08886707
Filing Dt:
07/01/1997
Title:
METHOD FOR FORMING A SEMICONDUCTOR BURIED CONTACT WITH A REMOVABLE SPACER
41
Patent #:
6159764
Issue Dt:
12/12/2000
Application #:
08887381
Filing Dt:
07/02/1997
Title:
VARIED-THICKNESS HEAT SINK FOR INTEGRATED CIRCUIT (IC) PACKAGES AND METHOD OF FABRICATING IC PACKAGES
42
Patent #:
6501188
Issue Dt:
12/31/2002
Application #:
08887547
Filing Dt:
07/03/1997
Title:
METHOD FOR IMPROVING A STEPPER SIGNAL IN A PLANARIZED SURFACE OVER ALIGNMENT TOPOGRAPHY
43
Patent #:
5936308
Issue Dt:
08/10/1999
Application #:
08887687
Filing Dt:
07/03/1997
Title:
INTERLOCKING CONDUCTIVE PLUG FOR USE WITH AN INTEGRATED CIRCUIT
44
Patent #:
5932928
Issue Dt:
08/03/1999
Application #:
08887801
Filing Dt:
07/03/1997
Title:
SEMICONDUCTOR CIRCUIT INTERCONNECTIONS AND METHODS OF MAKING SUCH INTERCONNECTIONS
45
Patent #:
6188097
Issue Dt:
02/13/2001
Application #:
08887915
Filing Dt:
07/02/1997
Title:
A ROUGH ELECTRODE (HIGH SURFACE AREA) FROM TI AND TIN
46
Patent #:
6040702
Issue Dt:
03/21/2000
Application #:
08888075
Filing Dt:
07/03/1997
Title:
CARRIER AND SYSTEM FOR TESTING BUMPED SEMICONDUCTOR COMPONENTS
47
Patent #:
5955777
Issue Dt:
09/21/1999
Application #:
08888336
Filing Dt:
07/02/1997
Title:
LEAD FRAME ASSEMBLIES WITH VOLTAGE REFERENCE PLANE AND IC PACKAGES INCLUDING SAME
48
Patent #:
6378047
Issue Dt:
04/23/2002
Application #:
08888501
Filing Dt:
07/07/1997
Title:
SYSTEM AND METHOD FOR INVALIDATING CACHE MEMORY
49
Patent #:
5721496
Issue Dt:
02/24/1998
Application #:
08888857
Filing Dt:
07/07/1997
Title:
METHOD AND APPARATUS FOR LEAK CHECKING UNPACKAGED SEMICONDUCTOR DICE
50
Patent #:
5887607
Issue Dt:
03/30/1999
Application #:
08888994
Filing Dt:
07/07/1997
Title:
WAFER PROCESSING APPARATUS
51
Patent #:
6191470
Issue Dt:
02/20/2001
Application #:
08889395
Filing Dt:
07/08/1997
Title:
SEMICONDUCTOR-ON-INSULATOR MEMORY CELL WITH BURIED WORD AND BODY LINES
52
Patent #:
5909618
Issue Dt:
06/01/1999
Application #:
08889396
Filing Dt:
07/08/1997
Title:
METHOD OF MAKING MEMORY CELL WITH VERTICAL TRANSISTOR AND BURIED WORD AND BODY LINES
53
Patent #:
6150687
Issue Dt:
11/21/2000
Application #:
08889462
Filing Dt:
07/08/1997
Title:
MEMORY CELL HAVING A VERTICAL TRANSISTOR WITH BURIED SOURCE/DRAIN AND DUAL GATES
54
Patent #:
6072209
Issue Dt:
06/06/2000
Application #:
08889463
Filing Dt:
07/08/1997
Title:
FOUR F2 FOLDED BIT LINE DRAM CELL STRUCTURE HAVING BURIED BIT AND WORD LINES
55
Patent #:
5949241
Issue Dt:
09/07/1999
Application #:
08889535
Filing Dt:
07/08/1997
Title:
METHOD FOR TESTING INTERCONNECTS AND SEMICONDUCTOR DICE
56
Patent #:
5936274
Issue Dt:
08/10/1999
Application #:
08889553
Filing Dt:
07/08/1997
Title:
YIGH DENSITY FLASH MEMORY
57
Patent #:
5973356
Issue Dt:
10/26/1999
Application #:
08889554
Filing Dt:
07/08/1997
Title:
ULTRA HIGH DENSITY FLASH MEMORY
58
Patent #:
6060753
Issue Dt:
05/09/2000
Application #:
08889653
Filing Dt:
07/08/1997
Title:
LOW NOISE OUTPUT BUFFER FOR SEMICONDUCTOR ELECTRONIC CIRCUITS
59
Patent #:
6055611
Issue Dt:
04/25/2000
Application #:
08890257
Filing Dt:
07/09/1997
Title:
METHOD AND APPARATUS FOR ENABLING REDUNDANT MEMORY
60
Patent #:
6103627
Issue Dt:
08/15/2000
Application #:
08890368
Filing Dt:
07/14/1997
Title:
TREATMENT OF A SURFACE HAVING AN EXPOSED SILICON/SILICA INTERFACE
61
Patent #:
5986209
Issue Dt:
11/16/1999
Application #:
08890414
Filing Dt:
07/09/1997
Title:
PACKAGE STACK VIA BOTTOM LEADED PLASTIC (BLP) PACKAGING
62
Patent #:
6044429
Issue Dt:
03/28/2000
Application #:
08891097
Filing Dt:
07/10/1997
Title:
METHOD AND APPARATUS FOR COLLISION-FREE DATA TRANSFERS IN A MEMORY DEVICE WITH SELECTABLE DATA OR ADDRESS PATHS
63
Patent #:
5895222
Issue Dt:
04/20/1999
Application #:
08891279
Filing Dt:
07/10/1997
Title:
ENCAPSULANT DAM STANDOFF FOR SHELL-ENCLOSED DIE ASSEMBLIES
64
Patent #:
6055173
Issue Dt:
04/25/2000
Application #:
08891669
Filing Dt:
07/10/1997
Title:
CIRCUIT FOR PROGRAMMING ANTIFUSE BITS
65
Patent #:
6077792
Issue Dt:
06/20/2000
Application #:
08892114
Filing Dt:
07/14/1997
Title:
A METHOD OF FORMING FOAMED POLYMERIC MATERIAL FOR AN INTEGRATED CIRCUIT
66
Patent #:
5848010
Issue Dt:
12/08/1998
Application #:
08892605
Filing Dt:
07/14/1997
Title:
CIRCUIT AND METHOD FOR ANTIFUSE STRESS TEST
67
Patent #:
5969423
Issue Dt:
10/19/1999
Application #:
08892718
Filing Dt:
07/15/1997
Title:
ALUMINUM-CONTAINING FILMS DERIVED FROM USING HYDROGEN AND OXYGEN GAS IN SPUTTTER DEPOSITION
68
Patent #:
6222271
Issue Dt:
04/24/2001
Application #:
08892930
Filing Dt:
07/15/1997
Title:
METHOD OF USING HYDROGEN GAS IN SPUTTER DEPOSITION OF ALUMINUM-CONTAINING FILMS AND ALUMINUM-CONTAINING FILMS DERIVED THEREFROM
69
Patent #:
5851875
Issue Dt:
12/22/1998
Application #:
08893931
Filing Dt:
07/14/1997
Title:
A PROCESS FOR FORMING CAPACITOR ARRAY STRUCTURE FOR SEMICONDUCTOR DEVICES
70
Patent #:
5901358
Issue Dt:
05/04/1999
Application #:
08893938
Filing Dt:
07/15/1997
Title:
MOBILE STATION LOCATING SYSTEM AND METHOD
71
Patent #:
5884242
Issue Dt:
03/16/1999
Application #:
08895620
Filing Dt:
07/17/1997
Title:
FOCUS SPOT DETECTION METHOD AND SYSTEM
72
Patent #:
6462608
Issue Dt:
10/08/2002
Application #:
08896490
Filing Dt:
07/18/1997
Publication #:
US20010013805
Pub Dt:
08/16/2001
Title:
LOW CURRENT REDUNDANCY ANTI -FUSE APPARATUS
73
Patent #:
5847987
Issue Dt:
12/08/1998
Application #:
08896701
Filing Dt:
07/18/1997
Title:
LOW CURRENCY REDUNDANCY ANTI-FUSE METHOD AND APPARATUS
74
Patent #:
6154398
Issue Dt:
11/28/2000
Application #:
08896702
Filing Dt:
07/18/1997
Title:
LOW CURRENT REDUNDANCY ANTI-FUSE METHOD AND APPARATUS
75
Patent #:
6243769
Issue Dt:
06/05/2001
Application #:
08896936
Filing Dt:
07/18/1997
Title:
DYNAMIC BUFFER ALLOCATION FOR A COMPUTER SYSTEM
76
Patent #:
6073190
Issue Dt:
06/06/2000
Application #:
08896938
Filing Dt:
07/18/1997
Title:
SYSTEM FOR DYNAMIC BUFFER ALLOCATION COMPRISING CONTROL LOGIC FOR CONTROLLING A FIRST ADDRESS BUFFER AND A FIRST DATA BUFFER AS A MATCHED PAIR
77
Patent #:
5937287
Issue Dt:
08/10/1999
Application #:
08897364
Filing Dt:
07/22/1997
Title:
FABRICATION OF SEMICONDUCTOR STRUCTURES BY ION IMPLANTATION
78
Patent #:
5959323
Issue Dt:
09/28/1999
Application #:
08897492
Filing Dt:
07/21/1997
Title:
CHARGE-PUMPING TO INCREASE ELECTRON COLLECTION EFFICIENCY
79
Patent #:
5976933
Issue Dt:
11/02/1999
Application #:
08897799
Filing Dt:
07/21/1997
Title:
PROCESS FOR MANUFACTURING AN INTEGRATED CIRCUIT COMPRISING AN ARRAY OF MEMORY CELLS
80
Patent #:
5949141
Issue Dt:
09/07/1999
Application #:
08898099
Filing Dt:
07/22/1997
Title:
LAMINATED FILM/METAL STRUCTURE
81
Patent #:
6104058
Issue Dt:
08/15/2000
Application #:
08898155
Filing Dt:
07/22/1997
Title:
METHOD FOR IMPROVING THE INTERMEDIATE DIELECTRIC PROFILE, PARTICULARLY FOR NON-VOLATILE MEMORIES
82
Patent #:
5983314
Issue Dt:
11/09/1999
Application #:
08898177
Filing Dt:
07/22/1997
Title:
OUTPUT BUFFER HAVING INHERENTLY PRECISE DATA MASKING
83
Patent #:
6242781
Issue Dt:
06/05/2001
Application #:
08898527
Filing Dt:
07/22/1997
Title:
RESISTOR CONSTRUCTIONS
84
Patent #:
5932490
Issue Dt:
08/03/1999
Application #:
08898530
Filing Dt:
07/22/1997
Title:
INTEGRATED CIRCUITRY HAVING A PAIR OF ADJACENT CONDUCTIVE LINES AND METHOD OF FORMING
85
Patent #:
5998276
Issue Dt:
12/07/1999
Application #:
08898532
Filing Dt:
07/22/1997
Title:
METHODS OF MAKING A SRAM CELL EMPLOYING SUBSTANTIALLY VERTICALLY ELONGATED PULL-UP RESISTORS AND METHODS OF MAKING RESISTOR CONSTRUCTIONS
86
Patent #:
6150844
Issue Dt:
11/21/2000
Application #:
08898811
Filing Dt:
07/23/1997
Title:
HIGH VOLTAGE TOLERANCE OUTPUT STAGE
87
Patent #:
5923959
Issue Dt:
07/13/1999
Application #:
08898812
Filing Dt:
07/23/1997
Title:
BALL GRID ARRY (BGA) ENCAPSULATION MOLD
88
Patent #:
6215329
Issue Dt:
04/10/2001
Application #:
08899228
Filing Dt:
07/23/1997
Title:
OUTPUT STAGE FOR A MEMORY DEVICE AND FOR LOW VOLTAGE APPLICATIONS
89
Patent #:
5959921
Issue Dt:
09/28/1999
Application #:
08899524
Filing Dt:
07/24/1997
Title:
SENSE AMPLIFIER FOR COMPLEMENT OR NO-COMPLEMENTARY DATA SIGNALS
90
Patent #:
5809038
Issue Dt:
09/15/1998
Application #:
08899525
Filing Dt:
07/24/1997
Title:
METHOD AND APPARATUS FOR READING COMPRESSED TEST DATA FROM MEMORY DEVICES
91
Patent #:
6012502
Issue Dt:
01/11/2000
Application #:
08899729
Filing Dt:
07/24/1997
Title:
APPARATUS FOR ATTACHING ADHESIVE TAPE TO LEAD-ON-CHIP LEADFRAMES
92
Patent #:
6184741
Issue Dt:
02/06/2001
Application #:
08900165
Filing Dt:
07/28/1997
Title:
BIDIRECTIONAL CHARGE PUMP GENERATING EITHER A POSITIVE OR NEGATIVE VOLTAGE
93
Patent #:
6046619
Issue Dt:
04/04/2000
Application #:
08900424
Filing Dt:
07/25/1997
Title:
ASYMMETRICAL PULSIVE DELAY NETWORK
94
Patent #:
5893966
Issue Dt:
04/13/1999
Application #:
08901601
Filing Dt:
07/28/1997
Title:
METHOD AND APPARATUS FOR CONTINUOUS PROCESSING OF SEMICONDUCTOR WAFERS
95
Patent #:
6033548
Issue Dt:
03/07/2000
Application #:
08901921
Filing Dt:
07/28/1997
Title:
ROTATING SYSTEM AND METHOD FOR ELECTRODEPOSITING MATERIALS ON SEMICONDUCTOR WAFERS
96
Patent #:
5981329
Issue Dt:
11/09/1999
Application #:
08902004
Filing Dt:
07/29/1997
Title:
SRAM CELL EMPLOYING SUBSTANTIALLY VERTICALLY ELONGATED PULL-UP RESISTORS AND METHODS OF MAKING, AND RESISTOR CONSTRUCTIONS AND METHODS OF MAKING
97
Patent #:
6031263
Issue Dt:
02/29/2000
Application #:
08902098
Filing Dt:
07/29/1997
Title:
DEAPROM AND TRANSISTOR WITH GALLIUM NITRIDE OR GALLIIUM ALUMINIUM NITRIDE GATE
98
Patent #:
7154153
Issue Dt:
12/26/2006
Application #:
08902133
Filing Dt:
07/29/1997
Title:
MEMORY DEVICE
99
Patent #:
6060339
Issue Dt:
05/09/2000
Application #:
08902470
Filing Dt:
07/29/1997
Title:
METHOD AND APPARATUS PROVIDING REDUNDANCY FOR FABRICATING HIGHLY RELIABLE MEMORY MODULES
100
Patent #:
5838068
Issue Dt:
11/17/1998
Application #:
08903198
Filing Dt:
07/15/1997
Title:
INTEGRATED CIRCUITRY WITH INTERCONNECTION PILLAR
Assignor
1
U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Exec Dt:
06/29/2018
Assignee
1
MICRON TECHNOLOGY, INC.
8000 S. FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
ONE MARKET, SPEAR TOWER, SUITE 3300
SAN FRANCISCO, CA 94105

Search Results as of: 05/14/2024 07:22 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT