skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:047243/0001   Pages: 959
Recorded: 08/23/2018
Attorney Dkt #:4816.238
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
Total properties: 17987
Page 146 of 180
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180
1
Patent #:
8379448
Issue Dt:
02/19/2013
Application #:
13308405
Filing Dt:
11/30/2011
Publication #:
US20120069659
Pub Dt:
03/22/2012
Title:
MEMORY WITH INTERLEAVED READ AND REDUNDANT COLUMNS
2
Patent #:
9847372
Issue Dt:
12/19/2017
Application #:
13308656
Filing Dt:
12/01/2011
Publication #:
US20130140994
Pub Dt:
06/06/2013
Title:
SOLID STATE TRANSDUCER DEVICES WITH SEPARATELY CONTROLLED REGIONS, AND ASSOCIATED SYSTEMS AND METHODS
3
Patent #:
8488385
Issue Dt:
07/16/2013
Application #:
13308976
Filing Dt:
12/01/2011
Publication #:
US20120069675
Pub Dt:
03/22/2012
Title:
REDUCING NOISE IN SEMICONDUCTOR DEVICES
4
Patent #:
8394579
Issue Dt:
03/12/2013
Application #:
13309442
Filing Dt:
12/01/2011
Publication #:
US20120077127
Pub Dt:
03/29/2012
Title:
Methods Of Forming Patterns
5
Patent #:
8432765
Issue Dt:
04/30/2013
Application #:
13309796
Filing Dt:
12/02/2011
Publication #:
US20120075948
Pub Dt:
03/29/2012
Title:
METHOD AND APPARATUS FOR MANAGING BEHAVIOR OF MEMORY DEVICES
6
Patent #:
8633564
Issue Dt:
01/21/2014
Application #:
13310145
Filing Dt:
12/02/2011
Publication #:
US20130140631
Pub Dt:
06/06/2013
Title:
SEMICONDUTOR ISOLATION STRUCTURE
7
Patent #:
8847334
Issue Dt:
09/30/2014
Application #:
13310245
Filing Dt:
12/02/2011
Publication #:
US20120074480
Pub Dt:
03/29/2012
Title:
METHOD OF FORMING LUTETIUM AND LANTHANUM DIELECTRIC STRUCTURES
8
Patent #:
8355283
Issue Dt:
01/15/2013
Application #:
13311107
Filing Dt:
12/05/2011
Publication #:
US20120075929
Pub Dt:
03/29/2012
Title:
SENSING OF MEMORY CELLS IN NAND FLASH
9
Patent #:
8291128
Issue Dt:
10/16/2012
Application #:
13311150
Filing Dt:
12/05/2011
Publication #:
US20120079137
Pub Dt:
03/29/2012
Title:
SYSTEMS CONFIGURED TO IDENTIFY AN OPERATING MODE
10
Patent #:
8455959
Issue Dt:
06/04/2013
Application #:
13311218
Filing Dt:
12/05/2011
Publication #:
US20120074487
Pub Dt:
03/29/2012
Title:
APPARATUS CONTAINING COBALT TITANIUM OXIDE
11
Patent #:
8443147
Issue Dt:
05/14/2013
Application #:
13311378
Filing Dt:
12/05/2011
Publication #:
US20120079177
Pub Dt:
03/29/2012
Title:
MEMORY INTERLEAVE FOR HETEROGENEOUS COMPUTING
12
Patent #:
8296639
Issue Dt:
10/23/2012
Application #:
13311808
Filing Dt:
12/06/2011
Publication #:
US20120079358
Pub Dt:
03/29/2012
Title:
METHOD AND APPARATUS FOR DETECTING COMMUNICATION ERRORS ON A BUS
13
Patent #:
8838930
Issue Dt:
09/16/2014
Application #:
13311821
Filing Dt:
12/06/2011
Publication #:
US20120079219
Pub Dt:
03/29/2012
Title:
METHODS, SYSTEMS, AND DEVICES FOR MANAGEMENT OF A MEMORY SYSTEM
14
Patent #:
8437184
Issue Dt:
05/07/2013
Application #:
13312074
Filing Dt:
12/06/2011
Title:
METHOD OF CONTROLLING A VERTICAL DUAL-GATE DYNAMIC RANDOM ACCESS MEMORY
15
Patent #:
8642157
Issue Dt:
02/04/2014
Application #:
13312383
Filing Dt:
12/06/2011
Publication #:
US20120076978
Pub Dt:
03/29/2012
Title:
ONE-DIMENSIONAL ARRAYS OF BLOCK COPOLYMER CYLINDERS AND APPLICATIONS THEREOF
16
Patent #:
8368139
Issue Dt:
02/05/2013
Application #:
13312801
Filing Dt:
12/06/2011
Publication #:
US20120112272
Pub Dt:
05/10/2012
Title:
SEMICONDUCTOR DEVICE COMPRISING TRANSISTOR STRUCTURES AND METHODS FOR FORMING SAME
17
Patent #:
8316165
Issue Dt:
11/20/2012
Application #:
13313341
Filing Dt:
12/07/2011
Publication #:
US20120079455
Pub Dt:
03/29/2012
Title:
DIRECT SECONDARY DEVICE INTERFACE BY A HOST
18
Patent #:
8264882
Issue Dt:
09/11/2012
Application #:
13313379
Filing Dt:
12/07/2011
Publication #:
US20120075932
Pub Dt:
03/29/2012
Title:
CHARGE LOSS COMPENSATION DURING PROGRAMMING OF A MEMORY DEVICE
19
Patent #:
8613861
Issue Dt:
12/24/2013
Application #:
13313566
Filing Dt:
12/07/2011
Publication #:
US20130146561
Pub Dt:
06/13/2013
Title:
METHOD OF MANUFACTURING VERTICAL TRANSISTORS
20
Patent #:
8278182
Issue Dt:
10/02/2012
Application #:
13314976
Filing Dt:
12/08/2011
Publication #:
US20120083093
Pub Dt:
04/05/2012
Title:
ISOLATION STRUCTURE FOR A MEMORY CELL USING AL2O3 DIELECTRIC
21
Patent #:
8664702
Issue Dt:
03/04/2014
Application #:
13315337
Filing Dt:
12/09/2011
Publication #:
US20120080738
Pub Dt:
04/05/2012
Title:
SHALLOW TRENCH ISOLATION FOR A MEMORY
22
Patent #:
9165666
Issue Dt:
10/20/2015
Application #:
13315385
Filing Dt:
12/09/2011
Publication #:
US20120084577
Pub Dt:
04/05/2012
Title:
CHARGE PUMP APPARATUS, A MEMORY INTEGRATED CIRCUIT AND METHODS OF POWER SUPPLY
23
Patent #:
8209477
Issue Dt:
06/26/2012
Application #:
13315390
Filing Dt:
12/09/2011
Publication #:
US20120084493
Pub Dt:
04/05/2012
Title:
NON-VOLATILE MEMORY DEVICE HAVING ASSIGNABLE NETWORK IDENTIFICATION
24
Patent #:
8796778
Issue Dt:
08/05/2014
Application #:
13316026
Filing Dt:
12/09/2011
Publication #:
US20130146980
Pub Dt:
06/13/2013
Title:
APPARATUSES AND METHODS FOR TRANSPOSING SELECT GATES
25
Patent #:
8637847
Issue Dt:
01/28/2014
Application #:
13316133
Filing Dt:
12/09/2011
Publication #:
US20130146833
Pub Dt:
06/13/2013
Title:
MEMORY CELLS HAVING A PLURALITY OF HEATERS
26
Patent #:
8917131
Issue Dt:
12/23/2014
Application #:
13316167
Filing Dt:
12/09/2011
Publication #:
US20130147532
Pub Dt:
06/13/2013
Title:
SLEW RATE MODULATION
27
Patent #:
8369162
Issue Dt:
02/05/2013
Application #:
13316285
Filing Dt:
12/09/2011
Publication #:
US20120081974
Pub Dt:
04/05/2012
Title:
INPUT-OUTPUT LINE SENSE AMPLIFIER HAVING ADJUSTABLE OUTPUT DRIVE CAPABILITY
28
Patent #:
8432743
Issue Dt:
04/30/2013
Application #:
13316300
Filing Dt:
12/09/2011
Publication #:
US20120081967
Pub Dt:
04/05/2012
Title:
METHOD AND SYSTEM FOR PROGRAMMING NON-VOLATILE MEMORY CELLS BASED ON PROGRAMMING OF PROXIMATE MEMORY CELLS
29
Patent #:
8397019
Issue Dt:
03/12/2013
Application #:
13323144
Filing Dt:
12/12/2011
Publication #:
US20120084494
Pub Dt:
04/05/2012
Title:
MEMORY FOR ACCESSING MULTIPLE SECTORS OF INFORMATION SUBSTANTIALLY CONCURRENTLY
30
Patent #:
8536631
Issue Dt:
09/17/2013
Application #:
13323525
Filing Dt:
12/12/2011
Publication #:
US20120104488
Pub Dt:
05/03/2012
Title:
DATA CELLS AND CONNECTIONS TO DATA CELLS
31
Patent #:
8399365
Issue Dt:
03/19/2013
Application #:
13323609
Filing Dt:
12/12/2011
Publication #:
US20120088373
Pub Dt:
04/12/2012
Title:
METHODS OF FORMING TITANIUM SILICON OXIDE
32
Patent #:
8866210
Issue Dt:
10/21/2014
Application #:
13323633
Filing Dt:
12/12/2011
Publication #:
US20120080740
Pub Dt:
04/05/2012
Title:
CHARGE TRAPPING DIELECTRIC STRUCTURES
33
Patent #:
8447147
Issue Dt:
05/21/2013
Application #:
13323708
Filing Dt:
12/12/2011
Publication #:
US20120082412
Pub Dt:
04/05/2012
Title:
COMMUNICATION METHODS, METHODS OF FORMING AN INTERCONNECT, SIGNAL INTERCONNECTS, INTEGRATED CIRCUIT STRUCTURES, CIRCUITS, AND DATA APPARATUSES
34
Patent #:
8637914
Issue Dt:
01/28/2014
Application #:
13323956
Filing Dt:
12/13/2011
Publication #:
US20130146960
Pub Dt:
06/13/2013
Title:
MEMORY CELLS HAVING A PLURALITY OF CONTROL GATES AND MEMORY CELLS HAVING A CONTROL GATE AND A SHIELD
35
Patent #:
8455974
Issue Dt:
06/04/2013
Application #:
13324214
Filing Dt:
12/13/2011
Publication #:
US20120081968
Pub Dt:
04/05/2012
Title:
N WELL IMPLANTS TO SEPARATE BLOCKS IN A FLASH MEMORY DEVICE
36
Patent #:
8445592
Issue Dt:
05/21/2013
Application #:
13324216
Filing Dt:
12/13/2011
Publication #:
US20120082822
Pub Dt:
04/05/2012
Title:
CROSSLINKABLE GRAFT POLYMER NON-PREFERENTIALLY WETTED BY POLYSTYRENE AND POLYETHYLENE OXIDE
37
Patent #:
8748280
Issue Dt:
06/10/2014
Application #:
13324520
Filing Dt:
12/13/2011
Publication #:
US20120088349
Pub Dt:
04/12/2012
Title:
METHODS OF FABRICATING FIN STRUCTURES
38
Patent #:
8880819
Issue Dt:
11/04/2014
Application #:
13324877
Filing Dt:
12/13/2011
Publication #:
US20130151741
Pub Dt:
06/13/2013
Title:
MEMORY APPARATUSES, COMPUTER SYSTEMS AND METHODS FOR ORDERING MEMORY RESPONSES
39
Patent #:
8854898
Issue Dt:
10/07/2014
Application #:
13326199
Filing Dt:
12/14/2011
Publication #:
US20130155780
Pub Dt:
06/20/2013
Title:
APPARATUSES AND METHODS FOR COMPARING A CURRENT REPRESENTATIVE OF A NUMBER OF FAILING MEMORY CELLS
40
Patent #:
8724360
Issue Dt:
05/13/2014
Application #:
13327057
Filing Dt:
12/15/2011
Publication #:
US20130155752
Pub Dt:
06/20/2013
Title:
WIRING CONFIGURATION OF A BUS SYSTEM AND POWER WIRES IN A MEMORY CHIP
41
Patent #:
8461056
Issue Dt:
06/11/2013
Application #:
13327157
Filing Dt:
12/15/2011
Publication #:
US20130157454
Pub Dt:
06/20/2013
Title:
SELF-ALIGNED WET ETCHING PROCESS
42
Patent #:
8648621
Issue Dt:
02/11/2014
Application #:
13327499
Filing Dt:
12/15/2011
Publication #:
US20130159670
Pub Dt:
06/20/2013
Title:
COUNTER OPERATION IN A STATE MACHINE LATTICE
43
Patent #:
8593175
Issue Dt:
11/26/2013
Application #:
13327510
Filing Dt:
12/15/2011
Publication #:
US20130154685
Pub Dt:
06/20/2013
Title:
BOOLEAN LOGIC IN A STATE MACHINE LATTICE
44
Patent #:
8782624
Issue Dt:
07/15/2014
Application #:
13327580
Filing Dt:
12/15/2011
Publication #:
US20130159671
Pub Dt:
06/20/2013
Title:
METHODS AND SYSTEMS FOR DETECTION IN A STATE MACHINE
45
Patent #:
9443156
Issue Dt:
09/13/2016
Application #:
13327591
Filing Dt:
12/15/2011
Publication #:
US20130159239
Pub Dt:
06/20/2013
Title:
METHODS AND SYSTEMS FOR DATA ANALYSIS IN A STATE MACHINE
46
Patent #:
8680888
Issue Dt:
03/25/2014
Application #:
13327623
Filing Dt:
12/15/2011
Publication #:
US20130156043
Pub Dt:
06/20/2013
Title:
METHODS AND SYSTEMS FOR ROUTING IN A STATE MACHINE
47
Patent #:
8719647
Issue Dt:
05/06/2014
Application #:
13327673
Filing Dt:
12/15/2011
Publication #:
US20130159796
Pub Dt:
06/20/2013
Title:
READ BIAS MANAGEMENT TO REDUCE READ ERRORS FOR PHASE CHANGE MEMORY
48
Patent #:
8372710
Issue Dt:
02/12/2013
Application #:
13329977
Filing Dt:
12/19/2011
Publication #:
US20120094449
Pub Dt:
04/19/2012
Title:
VERTICAL TRANSISTORS
49
Patent #:
8364944
Issue Dt:
01/29/2013
Application #:
13329982
Filing Dt:
12/19/2011
Publication #:
US20120089826
Pub Dt:
04/12/2012
Title:
METHODS OF OPERATING MEMORY DEVICES AND ELECTRONIC SYSTEMS HAVING MEMORY DEVICES
50
Patent #:
8442345
Issue Dt:
05/14/2013
Application #:
13330041
Filing Dt:
12/19/2011
Publication #:
US20120086838
Pub Dt:
04/12/2012
Title:
METHOD AND APPARATUS FOR IMAGE NOISE REDUCTION USING NOISE MODELS
51
Patent #:
8391629
Issue Dt:
03/05/2013
Application #:
13330077
Filing Dt:
12/19/2011
Publication #:
US20120092526
Pub Dt:
04/19/2012
Title:
METHOD AND APPARATUS FOR IMAGE NOISE REDUCTION USING NOISE MODELS
52
Patent #:
8748318
Issue Dt:
06/10/2014
Application #:
13330973
Filing Dt:
12/20/2011
Publication #:
US20120088348
Pub Dt:
04/12/2012
Title:
Methods of Forming Patterns in Semiconductor Constructions, Methods of Forming Container Capacitors, and Methods of Forming Reticles Configured for Imprint Lithography
53
Patent #:
8462559
Issue Dt:
06/11/2013
Application #:
13331185
Filing Dt:
12/20/2011
Publication #:
US20120092933
Pub Dt:
04/19/2012
Title:
MEMORY ERASE METHODS AND DEVICES
54
Patent #:
8462568
Issue Dt:
06/11/2013
Application #:
13331932
Filing Dt:
12/20/2011
Publication #:
US20120092945
Pub Dt:
04/19/2012
Title:
COMMAND LATENCY SYSTEMS AND METHODS
55
Patent #:
8466016
Issue Dt:
06/18/2013
Application #:
13332222
Filing Dt:
12/20/2011
Publication #:
US20120094477
Pub Dt:
04/19/2012
Title:
HAFNIUM TANTALUM OXYNITRIDE DIELECTRIC
56
Patent #:
9047991
Issue Dt:
06/02/2015
Application #:
13332553
Filing Dt:
12/21/2011
Publication #:
US20120096307
Pub Dt:
04/19/2012
Title:
METHODS, APPARATUS, AND SYSTEMS TO REPAIR MEMORY
57
Patent #:
8946043
Issue Dt:
02/03/2015
Application #:
13332816
Filing Dt:
12/21/2011
Publication #:
US20130164902
Pub Dt:
06/27/2013
Title:
Methods Of Forming Capacitors
58
Patent #:
8476575
Issue Dt:
07/02/2013
Application #:
13333245
Filing Dt:
12/21/2011
Publication #:
US20120092737
Pub Dt:
04/19/2012
Title:
METHOD OF FORMING AN IMAGING DEVICE
59
Patent #:
8582380
Issue Dt:
11/12/2013
Application #:
13333822
Filing Dt:
12/21/2011
Publication #:
US20130163358
Pub Dt:
06/27/2013
Title:
SYSTEMS, CIRCUITS, AND METHODS FOR CHARGE SHARING
60
Patent #:
8519767
Issue Dt:
08/27/2013
Application #:
13333850
Filing Dt:
12/21/2011
Publication #:
US20130163713
Pub Dt:
06/27/2013
Title:
METHODS, APPARATUSES, AND CIRCUITS FOR BIMODAL DISABLE CIRCUITS
61
Patent #:
9087600
Issue Dt:
07/21/2015
Application #:
13334339
Filing Dt:
12/22/2011
Publication #:
US20120092932
Pub Dt:
04/19/2012
Title:
TWO-PART PROGRAMMING METHODS
62
Patent #:
8669645
Issue Dt:
03/11/2014
Application #:
13335107
Filing Dt:
12/22/2011
Publication #:
US20120133017
Pub Dt:
05/31/2012
Title:
SEMICONDUCTOR STRUCTURES INCLUDING POLYMER MATERIAL PERMEATED WITH METAL OXIDE
63
Patent #:
8990644
Issue Dt:
03/24/2015
Application #:
13335291
Filing Dt:
12/22/2011
Publication #:
US20130166972
Pub Dt:
06/27/2013
Title:
Apparatus and Methods of Programming Memory Cells using Adjustable Charge State Level(s)
64
Patent #:
8797805
Issue Dt:
08/05/2014
Application #:
13335309
Filing Dt:
12/22/2011
Publication #:
US20130163346
Pub Dt:
06/27/2013
Title:
METHODS AND APPARATUSES FOR DETERMINING THRESHOLD VOLTAGE SHIFT
65
Patent #:
9209158
Issue Dt:
12/08/2015
Application #:
13335619
Filing Dt:
12/22/2011
Publication #:
US20120094443
Pub Dt:
04/19/2012
Title:
PASS-THROUGH 3D INTERCONNECT FOR MICROELECTRONIC DIES AND ASSOCIATED SYSTEMS AND METHODS
66
Patent #:
8792263
Issue Dt:
07/29/2014
Application #:
13335814
Filing Dt:
12/22/2011
Publication #:
US20130163305
Pub Dt:
06/27/2013
Title:
APPARATUSES AND METHODS INCLUDING MEMORY WITH TOP AND BOTTOM DATA LINES
67
Patent #:
8501602
Issue Dt:
08/06/2013
Application #:
13336516
Filing Dt:
12/23/2011
Publication #:
US20120108033
Pub Dt:
05/03/2012
Title:
METHOD OF MANUFACTURING DEVICES HAVING VERTICAL JUNCTION EDGE
68
Patent #:
8659948
Issue Dt:
02/25/2014
Application #:
13336805
Filing Dt:
12/23/2011
Publication #:
US20120092942
Pub Dt:
04/19/2012
Title:
TECHNIQUES FOR READING A MEMORY CELL WITH ELECTRICALLY FLOATING BODY TRANSISTOR
69
Patent #:
8409449
Issue Dt:
04/02/2013
Application #:
13337567
Filing Dt:
12/27/2011
Publication #:
US20120094087
Pub Dt:
04/19/2012
Title:
Registered Structure Formation via the Application of Directed Thermal Energy to Diblock Copolymer Films
70
Patent #:
8680600
Issue Dt:
03/25/2014
Application #:
13337810
Filing Dt:
12/27/2011
Publication #:
US20130161715
Pub Dt:
06/27/2013
Title:
VERTICAL TRANSISTOR STRUCTURE AND METHOD OF MANUFACTURING SAME
71
Patent #:
8748311
Issue Dt:
06/10/2014
Application #:
13337943
Filing Dt:
12/27/2011
Publication #:
US20120094482
Pub Dt:
04/19/2012
Title:
MICROELECTRONIC DEVICES AND METHODS FOR FILING VIAS IN MICROELECTRONIC DEVICES
72
Patent #:
8450218
Issue Dt:
05/28/2013
Application #:
13338484
Filing Dt:
12/28/2011
Publication #:
US20120100726
Pub Dt:
04/26/2012
Title:
METHODS OF FORMING SILICON OXIDES AND METHODS OF FORMING INTERLEVEL DIELECTRICS
73
Patent #:
8497566
Issue Dt:
07/30/2013
Application #:
13338527
Filing Dt:
12/28/2011
Publication #:
US20120098093
Pub Dt:
04/26/2012
Title:
Capacitors Including Conductive TiOxNx
74
Patent #:
8528175
Issue Dt:
09/10/2013
Application #:
13339692
Filing Dt:
12/29/2011
Publication #:
US20120100283
Pub Dt:
04/26/2012
Title:
Methods of Forming Capacitors
75
Patent #:
8947934
Issue Dt:
02/03/2015
Application #:
13339721
Filing Dt:
12/29/2011
Publication #:
US20130170299
Pub Dt:
07/04/2013
Title:
SHARING LOCAL CONTROL LINES ACROSS MULTIPLE PLANES IN A MEMORY DEVICE
76
Patent #:
9136306
Issue Dt:
09/15/2015
Application #:
13340375
Filing Dt:
12/29/2011
Publication #:
US20130168630
Pub Dt:
07/04/2013
Title:
Memory Structures and Arrays
77
Patent #:
8421515
Issue Dt:
04/16/2013
Application #:
13341418
Filing Dt:
12/30/2011
Publication #:
US20120182059
Pub Dt:
07/19/2012
Title:
SEAMLESS COARSE AND FINE DELAY STRUCTURE FOR HIGH PERFORMANCE DLL
78
Patent #:
8384814
Issue Dt:
02/26/2013
Application #:
13341512
Filing Dt:
12/30/2011
Publication #:
US20120099011
Pub Dt:
04/26/2012
Title:
CMOS IMAGER WITH INTEGRATED CIRCUITRY
79
Patent #:
8671242
Issue Dt:
03/11/2014
Application #:
13342826
Filing Dt:
01/03/2012
Publication #:
US20120151129
Pub Dt:
06/14/2012
Title:
BOOT BLOCK FEATURES IN SYNCHRONOUS SERIAL INTERFACE NAND
80
Patent #:
8830105
Issue Dt:
09/09/2014
Application #:
13342844
Filing Dt:
01/03/2012
Publication #:
US20120098691
Pub Dt:
04/26/2012
Title:
QUANTIZING CIRCUITS WITH VARIABLE PARAMETERS
81
Patent #:
8476117
Issue Dt:
07/02/2013
Application #:
13342876
Filing Dt:
01/03/2012
Publication #:
US20120100672
Pub Dt:
04/26/2012
Title:
METHODS AND APPARATUS FOR A STACKED-DIE INTERPOSER
82
Patent #:
8611152
Issue Dt:
12/17/2013
Application #:
13343023
Filing Dt:
01/04/2012
Publication #:
US20120106248
Pub Dt:
05/03/2012
Title:
NON-VOLATILE MULTILEVEL MEMORY CELLS
83
Patent #:
8907396
Issue Dt:
12/09/2014
Application #:
13343087
Filing Dt:
01/04/2012
Publication #:
US20130168756
Pub Dt:
07/04/2013
Title:
SOURCE/DRAIN ZONES WITH A DELECTRIC PLUG OVER AN ISOLATION REGION BETWEEN ACTIVE REGIONS AND METHODS
84
Patent #:
9419182
Issue Dt:
08/16/2016
Application #:
13344226
Filing Dt:
01/05/2012
Publication #:
US20130175562
Pub Dt:
07/11/2013
Title:
SOLID-STATE RADIATION TRANSDUCER DEVICES HAVING AT LEAST PARTIALLY TRANSPARENT BURIED-CONTACT ELEMENTS, AND ASSOCIATED SYSTEMS AND METHODS
85
Patent #:
8304307
Issue Dt:
11/06/2012
Application #:
13344329
Filing Dt:
01/05/2012
Publication #:
US20120108051
Pub Dt:
05/03/2012
Title:
METHOD OF FABRICATING DIFFERENT GATE OXIDES FOR DIFFERENT TRANSISTORS IN AN INTEGRATED CIRCUIT
86
Patent #:
8327089
Issue Dt:
12/04/2012
Application #:
13345379
Filing Dt:
01/06/2012
Publication #:
US20120110255
Pub Dt:
05/03/2012
Title:
METHOD AND APPARATUS FOR SENDING DATA FROM MULTIPLE SOURCES OVER A COMMUNICATIONS BUS
87
Patent #:
8878274
Issue Dt:
11/04/2014
Application #:
13345417
Filing Dt:
01/06/2012
Publication #:
US20120099366
Pub Dt:
04/26/2012
Title:
MULTI-RESISTIVE INTEGRATED CIRCUIT MEMORY
88
Patent #:
9123700
Issue Dt:
09/01/2015
Application #:
13345422
Filing Dt:
01/06/2012
Publication #:
US20130175698
Pub Dt:
07/11/2013
Title:
INTEGRATED CIRCUIT CONSTRUCTIONS HAVING THROUGH SUBSTRATE VIAS AND METHODS OF FORMING INTEGRATED CIRCUIT CONSTRUCTIONS HAVING THROUGH SUBSTRATE VIAS
89
Patent #:
8803240
Issue Dt:
08/12/2014
Application #:
13345446
Filing Dt:
01/06/2012
Publication #:
US20120104476
Pub Dt:
05/03/2012
Title:
ELECTRONIC DEVICE WITH ASYMMETRIC GATE STRAIN
90
Patent #:
8788791
Issue Dt:
07/22/2014
Application #:
13345530
Filing Dt:
01/06/2012
Publication #:
US20120117319
Pub Dt:
05/10/2012
Title:
LOW POWER, HASH-CONTENT ADDRESSABLE MEMORY ARCHITECTURE
91
Patent #:
8291271
Issue Dt:
10/16/2012
Application #:
13345896
Filing Dt:
01/09/2012
Publication #:
US20120106249
Pub Dt:
05/03/2012
Title:
PROGRAMMING ERROR CORRECTION CODE INTO A SOLID STATE MEMORY DEVICE WITH VARYING BITS PER CELL
92
Patent #:
8399320
Issue Dt:
03/19/2013
Application #:
13345984
Filing Dt:
01/09/2012
Publication #:
US20120108052
Pub Dt:
05/03/2012
Title:
ELECTRONIC APPARATUS CONTAINING LANTHANIDE YTTRIUM ALUMINUM OXIDE
93
Patent #:
8759969
Issue Dt:
06/24/2014
Application #:
13346076
Filing Dt:
01/09/2012
Title:
INTEGRATED CIRCUIT DICE WITH EDGE FINISHING
94
Patent #:
8422312
Issue Dt:
04/16/2013
Application #:
13346115
Filing Dt:
01/09/2012
Publication #:
US20120106261
Pub Dt:
05/03/2012
Title:
SYSTEMS AND METHODS FOR ERASING A MEMORY
95
Patent #:
8291272
Issue Dt:
10/16/2012
Application #:
13346290
Filing Dt:
01/09/2012
Publication #:
US20120110375
Pub Dt:
05/03/2012
Title:
MACRO AND COMMAND EXECUTION FROM MEMORY ARRAY
96
Patent #:
8501546
Issue Dt:
08/06/2013
Application #:
13346402
Filing Dt:
01/09/2012
Publication #:
US20120108010
Pub Dt:
05/03/2012
Title:
STACKED MICROELECTRONIC DEVICES AND METHODS FOR MANUFACTURING STACKED MICROELECTRONIC DEVICES
97
Patent #:
8598611
Issue Dt:
12/03/2013
Application #:
13346495
Filing Dt:
01/09/2012
Publication #:
US20130175560
Pub Dt:
07/11/2013
Title:
VERTICAL SOLID-STATE TRANSDUCERS AND SOLID-STATE TRANSDUCER ARRAYS HAVING BACKSIDE TERMINALS AND ASSOCIATED SYSTEMS AND METHODS
98
Patent #:
8356216
Issue Dt:
01/15/2013
Application #:
13346538
Filing Dt:
01/09/2012
Publication #:
US20120110399
Pub Dt:
05/03/2012
Title:
ERROR SCANNING IN FLASH MEMORY
99
Patent #:
8312245
Issue Dt:
11/13/2012
Application #:
13347054
Filing Dt:
01/10/2012
Publication #:
US20120124304
Pub Dt:
05/17/2012
Title:
MEMORY BLOCK MANAGEMENT
100
Patent #:
NONE
Issue Dt:
Application #:
13347192
Filing Dt:
01/10/2012
Publication #:
US20120104550
Pub Dt:
05/03/2012
Title:
HIGH ASPECT RATIO CONTACTS
Assignor
1
U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Exec Dt:
06/29/2018
Assignee
1
MICRON TECHNOLOGY, INC.
8000 S. FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
ONE MARKET, SPEAR TOWER, SUITE 3300
SAN FRANCISCO, CA 94105

Search Results as of: 05/13/2024 08:53 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT