|
|
Patent #:
|
|
Issue Dt:
|
01/31/2017
|
Application #:
|
14745118
|
Filing Dt:
|
06/19/2015
|
Publication #:
|
|
Pub Dt:
|
12/24/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING OSCILLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2016
|
Application #:
|
14746306
|
Filing Dt:
|
06/22/2015
|
Title:
|
Semiconductor Devices
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
14746416
|
Filing Dt:
|
06/22/2015
|
Publication #:
|
|
Pub Dt:
|
10/08/2015
| | | | |
Title:
|
APPARATUSES AND METHODS TO CONTROL BODY POTENTIAL IN MEMORY OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
14746421
|
Filing Dt:
|
06/22/2015
|
Title:
|
Magnetic Tunnel Junctions
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2018
|
Application #:
|
14746435
|
Filing Dt:
|
06/22/2015
|
Publication #:
|
|
Pub Dt:
|
12/22/2016
| | | | |
Title:
|
APPARATUSES AND METHODS FOR CHIP IDENTIFICATION IN A MEMORY PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2016
|
Application #:
|
14746460
|
Filing Dt:
|
06/22/2015
|
Publication #:
|
|
Pub Dt:
|
10/08/2015
| | | | |
Title:
|
APPARATUSES AND METHODS INCLUDING SUPPLY CURRENT IN MEMORY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14746462
|
Filing Dt:
|
06/22/2015
|
Publication #:
|
|
Pub Dt:
|
10/08/2015
| | | | |
Title:
|
CONFINED CELL STRUCTURES AND METHODS OF FORMING CONFINED CELL STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2017
|
Application #:
|
14746483
|
Filing Dt:
|
06/22/2015
|
Publication #:
|
|
Pub Dt:
|
10/08/2015
| | | | |
Title:
|
PHASE CHANGE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2017
|
Application #:
|
14746515
|
Filing Dt:
|
06/22/2015
|
Publication #:
|
|
Pub Dt:
|
10/08/2015
| | | | |
Title:
|
MEMORY INCLUDING BLOCKING DIELECTRIC IN ETCH STOP TIER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2017
|
Application #:
|
14746673
|
Filing Dt:
|
06/22/2015
|
Publication #:
|
|
Pub Dt:
|
10/08/2015
| | | | |
Title:
|
Device for Positioning Nanoparticles
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
14747501
|
Filing Dt:
|
06/23/2015
|
Publication #:
|
|
Pub Dt:
|
10/08/2015
| | | | |
Title:
|
DUAL MAPPING BETWEEN PROGRAM STATES AND DATA PATTERNS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2016
|
Application #:
|
14747717
|
Filing Dt:
|
06/23/2015
|
Publication #:
|
|
Pub Dt:
|
10/15/2015
| | | | |
Title:
|
SENSING MEMORY CELLS COUPLED TO DIFFERENT ACCESS LINES IN DIFFERENT BLOCKS OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
14748527
|
Filing Dt:
|
06/24/2015
|
Publication #:
|
|
Pub Dt:
|
10/15/2015
| | | | |
Title:
|
VERTICAL DEVICES AND METHODS OF FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2016
|
Application #:
|
14750139
|
Filing Dt:
|
06/25/2015
|
Title:
|
Semiconductor Devices
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
14750525
|
Filing Dt:
|
06/25/2015
|
Publication #:
|
|
Pub Dt:
|
10/15/2015
| | | | |
Title:
|
DRIFT ACCELERATION IN RESISTANCE VARIABLE MEMORY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14752680
|
Filing Dt:
|
06/26/2015
|
Publication #:
|
|
Pub Dt:
|
10/22/2015
| | | | |
Title:
|
Semiconductor Constructions, Methods of Forming Conductive Structures and Methods of Forming DRAM Cells
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2017
|
Application #:
|
14753369
|
Filing Dt:
|
06/29/2015
|
Publication #:
|
|
Pub Dt:
|
10/22/2015
| | | | |
Title:
|
WEAR LEVELING FOR A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2017
|
Application #:
|
14753938
|
Filing Dt:
|
06/29/2015
|
Publication #:
|
|
Pub Dt:
|
10/22/2015
| | | | |
Title:
|
REFRESH ARCHITECTURE AND ALGORITHM FOR NON-VOLATILE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2016
|
Application #:
|
14754091
|
Filing Dt:
|
06/29/2015
|
Publication #:
|
|
Pub Dt:
|
10/22/2015
| | | | |
Title:
|
APPARATUSES AND METHODS FOR DUTY CYCLE ADJUSTMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2019
|
Application #:
|
14754172
|
Filing Dt:
|
06/29/2015
|
Publication #:
|
|
Pub Dt:
|
11/12/2015
| | | | |
Title:
|
METHODS FOR FORMING ARRAYS OF SMALL, CLOSELY SPACED FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2016
|
Application #:
|
14754211
|
Filing Dt:
|
06/29/2015
|
Publication #:
|
|
Pub Dt:
|
11/05/2015
| | | | |
Title:
|
CONDUCTIVE NANOPARTICLES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2017
|
Application #:
|
14754979
|
Filing Dt:
|
06/30/2015
|
Publication #:
|
|
Pub Dt:
|
11/05/2015
| | | | |
Title:
|
APPARATUS INCLUDING MEMORY MANAGEMENT CONTROL CIRCUITRY AND RELATED METHODS FOR ALLOCATION OF A WRITE BLOCK CLUSTER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2016
|
Application #:
|
14755274
|
Filing Dt:
|
06/30/2015
|
Publication #:
|
|
Pub Dt:
|
10/22/2015
| | | | |
Title:
|
SEMICONDUCTOR WITH THROUGH-SUBSTRATE INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14755555
|
Filing Dt:
|
06/30/2015
|
Publication #:
|
|
Pub Dt:
|
10/22/2015
| | | | |
Title:
|
STATE CHANGE IN SYSTEMS HAVING DEVICES COUPLED IN A CHAINED CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2016
|
Application #:
|
14756000
|
Filing Dt:
|
06/30/2015
|
Publication #:
|
|
Pub Dt:
|
11/12/2015
| | | | |
Title:
|
RESULTS GENERATION FOR STATE MACHINE ENGINES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2018
|
Application #:
|
14760615
|
Filing Dt:
|
07/13/2015
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
Title:
|
RECLAIMABLE SEMICONDUCTOR DEVICE PACKAGE AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2019
|
Application #:
|
14762162
|
Filing Dt:
|
07/20/2015
|
Publication #:
|
|
Pub Dt:
|
06/21/2018
| | | | |
Title:
|
METHODS AND APPARATUSES INCLUDING A PROCESS, VOLTAGE, AND TEMPERATURE INDEPENDENT CURRENT GENERATOR CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2018
|
Application #:
|
14772757
|
Filing Dt:
|
09/03/2015
|
Publication #:
|
|
Pub Dt:
|
08/10/2017
| | | | |
Title:
|
APPARATUSES AND METHODS FOR PROVIDING CONSTANT CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2019
|
Application #:
|
14777854
|
Filing Dt:
|
09/17/2015
|
Publication #:
|
|
Pub Dt:
|
01/19/2017
| | | | |
Title:
|
APPARATUSES AND METHODS FOR PROVIDING REFERENCE VOLTAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2019
|
Application #:
|
14785823
|
Filing Dt:
|
10/20/2015
|
Publication #:
|
|
Pub Dt:
|
06/14/2018
| | | | |
Title:
|
APPARATUSES AND METHODS FOR TEMPERATURE INDEPENDENT OSCILLATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2016
|
Application #:
|
14788890
|
Filing Dt:
|
07/01/2015
|
Publication #:
|
|
Pub Dt:
|
11/12/2015
| | | | |
Title:
|
Substrates And Methods Of Forming A Pattern On A Substrate
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2015
|
Application #:
|
14788960
|
Filing Dt:
|
07/01/2015
|
Publication #:
|
|
Pub Dt:
|
10/22/2015
| | | | |
Title:
|
Semiconductor Constructions and Methods of Forming Electrically Conductive Contacts
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2017
|
Application #:
|
14789453
|
Filing Dt:
|
07/01/2015
|
Publication #:
|
|
Pub Dt:
|
10/22/2015
| | | | |
Title:
|
TECHNIQUES FOR PROVIDING A DIRECT INJECTION SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2017
|
Application #:
|
14789908
|
Filing Dt:
|
07/01/2015
|
Publication #:
|
|
Pub Dt:
|
10/22/2015
| | | | |
Title:
|
MICROFEATURE WORKPIECES HAVING INTERCONNECTS AND CONDUCTIVE BACKPLANES, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14790401
|
Filing Dt:
|
07/02/2015
|
Publication #:
|
|
Pub Dt:
|
10/29/2015
| | | | |
Title:
|
SULFUR DIOXIDE ETCH CHEMISTRIES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2017
|
Application #:
|
14790414
|
Filing Dt:
|
07/02/2015
|
Publication #:
|
|
Pub Dt:
|
10/29/2015
| | | | |
Title:
|
STRUCTURE AND METHODS OF FORMING THE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2017
|
Application #:
|
14790438
|
Filing Dt:
|
07/02/2015
|
Publication #:
|
|
Pub Dt:
|
10/22/2015
| | | | |
Title:
|
LEVEL COMPENSATION IN MULTILEVEL MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2018
|
Application #:
|
14790485
|
Filing Dt:
|
07/02/2015
|
Publication #:
|
|
Pub Dt:
|
12/31/2015
| | | | |
Title:
|
APPARATUSES AND METHODS FOR MEMORY TESTING AND REPAIR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2017
|
Application #:
|
14790535
|
Filing Dt:
|
07/02/2015
|
Publication #:
|
|
Pub Dt:
|
10/22/2015
| | | | |
Title:
|
MEMORY DEVICE HAVING SELF-ALIGNED CELL STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/2016
|
Application #:
|
14791030
|
Filing Dt:
|
07/02/2015
|
Publication #:
|
|
Pub Dt:
|
10/29/2015
| | | | |
Title:
|
PERSISTENT MEMORY FOR PROCESSOR MAIN MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2018
|
Application #:
|
14791956
|
Filing Dt:
|
07/06/2015
|
Publication #:
|
|
Pub Dt:
|
11/12/2015
| | | | |
Title:
|
MEMORY DEVICE, ELECTRONIC SYSTEM, AND METHODS ASSOCIATED WITH MODIFYING DATA AND A FILE OF A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
14792778
|
Filing Dt:
|
07/07/2015
|
Publication #:
|
|
Pub Dt:
|
10/29/2015
| | | | |
Title:
|
SWITCHING DEVICE STRUCTURES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2017
|
Application #:
|
14792970
|
Filing Dt:
|
07/07/2015
|
Publication #:
|
|
Pub Dt:
|
01/12/2017
| | | | |
Title:
|
METHODS OF MAKING SEMICONDUCTOR DEVICE PACKAGES AND RELATED SEMICONDUCTOR DEVICE PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2019
|
Application #:
|
14793077
|
Filing Dt:
|
07/07/2015
|
Publication #:
|
|
Pub Dt:
|
01/12/2017
| | | | |
Title:
|
COMPRESSION ENGINE WITH CONSISTENT THROUGHPUT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2017
|
Application #:
|
14793376
|
Filing Dt:
|
07/07/2015
|
Publication #:
|
|
Pub Dt:
|
01/12/2017
| | | | |
Title:
|
SYSTEM AND METHOD FOR IMPROVED DATA MAINTENANCE IN A FLASH DRIVE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2016
|
Application #:
|
14793475
|
Filing Dt:
|
07/07/2015
|
Publication #:
|
|
Pub Dt:
|
10/29/2015
| | | | |
Title:
|
METHOD AND APPARATUS TO PERFORM CONCURRENT READ AND WRITE MEMORY OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2016
|
Application #:
|
14794162
|
Filing Dt:
|
07/08/2015
|
Publication #:
|
|
Pub Dt:
|
11/19/2015
| | | | |
Title:
|
RESISTIVE MEMORY CELL STRUCTURES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2018
|
Application #:
|
14796743
|
Filing Dt:
|
07/10/2015
|
Publication #:
|
|
Pub Dt:
|
01/12/2017
| | | | |
Title:
|
APPARATUSES AND METHODS FOR CHARGE PUMP REGULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2016
|
Application #:
|
14796938
|
Filing Dt:
|
07/10/2015
|
Title:
|
Integrated Structures
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2017
|
Application #:
|
14796974
|
Filing Dt:
|
07/10/2015
|
Publication #:
|
|
Pub Dt:
|
11/05/2015
| | | | |
Title:
|
DEVICES, SYSTEMS, AND METHODS RELATED TO REMOVING PARASITIC CONDUCTION IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2016
|
Application #:
|
14797390
|
Filing Dt:
|
07/13/2015
|
Publication #:
|
|
Pub Dt:
|
11/05/2015
| | | | |
Title:
|
STAIR STEP FORMATION USING AT LEAST TWO MASKS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
14797622
|
Filing Dt:
|
07/13/2015
|
Publication #:
|
|
Pub Dt:
|
01/19/2017
| | | | |
Title:
|
MAGNETIC TUNNEL JUNCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2019
|
Application #:
|
14797721
|
Filing Dt:
|
07/13/2015
|
Publication #:
|
|
Pub Dt:
|
11/05/2015
| | | | |
Title:
|
ELECTRONIC DEVICE ASSEMBLIES INCLUDING CONDUCTIVE VIAS HAVING TWO OR MORE CONDUCTIVE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2018
|
Application #:
|
14798261
|
Filing Dt:
|
07/13/2015
|
Publication #:
|
|
Pub Dt:
|
01/19/2017
| | | | |
Title:
|
SOLDER BOND SITE INCLUDING AN OPENING WITH DISCONTINUOUS PROFILE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2016
|
Application #:
|
14798696
|
Filing Dt:
|
07/14/2015
|
Publication #:
|
|
Pub Dt:
|
11/19/2015
| | | | |
Title:
|
SECURE COMPACT FLASH
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2017
|
Application #:
|
14798845
|
Filing Dt:
|
07/14/2015
|
Publication #:
|
|
Pub Dt:
|
11/05/2015
| | | | |
Title:
|
MEMORY DEVICES CONFIGURED TO APPLY DIFFERENT WEIGHTS TO DIFFERENT STRINGS OF MEMORY CELLS COUPLED TO A DATA LINE AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
14799467
|
Filing Dt:
|
07/14/2015
|
Publication #:
|
|
Pub Dt:
|
11/12/2015
| | | | |
Title:
|
Memory Cells, Memory Arrays, and Methods of Forming Memory Cells and Arrays
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2017
|
Application #:
|
14799471
|
Filing Dt:
|
07/14/2015
|
Publication #:
|
|
Pub Dt:
|
11/05/2015
| | | | |
Title:
|
METHOD, SYSTEM AND DEVICE FOR RECESSED CONTACT IN MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
14800512
|
Filing Dt:
|
07/15/2015
|
Publication #:
|
|
Pub Dt:
|
11/05/2015
| | | | |
Title:
|
APPARATUSES AND METHODS FOR CONTROLLING A CLOCK SIGNAL PROVIDED TO A CLOCK TREE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14802005
|
Filing Dt:
|
07/17/2015
|
Publication #:
|
|
Pub Dt:
|
11/12/2015
| | | | |
Title:
|
CODEWORDS THAT SPAN PAGES OF MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2017
|
Application #:
|
14802930
|
Filing Dt:
|
07/17/2015
|
Publication #:
|
|
Pub Dt:
|
11/12/2015
| | | | |
Title:
|
Methods of Forming Vertical Memory Strings, and Methods of Forming Vertically-Stacked Structures
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2020
|
Application #:
|
14802941
|
Filing Dt:
|
07/17/2015
|
Publication #:
|
|
Pub Dt:
|
11/12/2015
| | | | |
Title:
|
PACKAGED INTEGRATED CIRCUIT DEVICES WITH THROUGH-BODY CONDUCTIVE VIAS, AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2017
|
Application #:
|
14803303
|
Filing Dt:
|
07/20/2015
|
Publication #:
|
|
Pub Dt:
|
01/26/2017
| | | | |
Title:
|
MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2016
|
Application #:
|
14803662
|
Filing Dt:
|
07/20/2015
|
Publication #:
|
|
Pub Dt:
|
11/12/2015
| | | | |
Title:
|
METHOD PROVIDING AN EPITAXIAL GROWTH HAVING A REDUCTION IN DEFECTS AND RESULTING STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2017
|
Application #:
|
14803918
|
Filing Dt:
|
07/20/2015
|
Publication #:
|
|
Pub Dt:
|
11/12/2015
| | | | |
Title:
|
MEMORY APPARATUS, SYSTEMS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2018
|
Application #:
|
14803954
|
Filing Dt:
|
07/20/2015
|
Publication #:
|
|
Pub Dt:
|
11/12/2015
| | | | |
Title:
|
DRAM WITH NANOFIN TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2018
|
Application #:
|
14804426
|
Filing Dt:
|
07/21/2015
|
Publication #:
|
|
Pub Dt:
|
01/26/2017
| | | | |
Title:
|
SOLID STATE STORAGE DEVICE WITH COMMAND AND CONTROL ACCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2019
|
Application #:
|
14805072
|
Filing Dt:
|
07/21/2015
|
Publication #:
|
|
Pub Dt:
|
01/28/2016
| | | | |
Title:
|
APPARATUS INCLUDING REFRESH CONTROLLER CONTROLLING REFRESH OPERATION RESPONSIVE TO DATA ERROR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
14805274
|
Filing Dt:
|
07/21/2015
|
Publication #:
|
|
Pub Dt:
|
11/12/2015
| | | | |
Title:
|
INTELLIGENT CONTROLLER SYSTEM AND METHOD FOR SMART CARD MEMORY MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
14806137
|
Filing Dt:
|
07/22/2015
|
Publication #:
|
|
Pub Dt:
|
11/12/2015
| | | | |
Title:
|
CHANNEL SKEWING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2016
|
Application #:
|
14806259
|
Filing Dt:
|
07/22/2015
|
Publication #:
|
|
Pub Dt:
|
11/19/2015
| | | | |
Title:
|
RESISTIVE MEMORY ELEMENTS, RESISTIVE MEMORY CELLS, AND RESISTIVE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2017
|
Application #:
|
14806551
|
Filing Dt:
|
07/22/2015
|
Publication #:
|
|
Pub Dt:
|
06/09/2016
| | | | |
Title:
|
APPARATUSES AND METHODS FOR ADJUSTING TIMING OF SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2017
|
Application #:
|
14807030
|
Filing Dt:
|
07/23/2015
|
Publication #:
|
|
Pub Dt:
|
03/24/2016
| | | | |
Title:
|
Devices Containing Metal Chalcogenides
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
14807796
|
Filing Dt:
|
07/23/2015
|
Publication #:
|
|
Pub Dt:
|
11/12/2015
| | | | |
Title:
|
PROGRAM-DISTURB DECOUPLING FOR ADJACENT WORDLINES OF A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2017
|
Application #:
|
14808385
|
Filing Dt:
|
07/24/2015
|
Publication #:
|
|
Pub Dt:
|
11/19/2015
| | | | |
Title:
|
MEMORY ARRAY PLANE SELECT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2017
|
Application #:
|
14808717
|
Filing Dt:
|
07/24/2015
|
Publication #:
|
|
Pub Dt:
|
01/26/2017
| | | | |
Title:
|
UNIFIED H-ENCODER FOR A CLASS OF MULTI-RATE LDPC CODES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2017
|
Application #:
|
14808793
|
Filing Dt:
|
07/24/2015
|
Publication #:
|
|
Pub Dt:
|
01/26/2017
| | | | |
Title:
|
ADAPTIVE DESATURATION IN MIN-SUM DECODING OF LDPC CODES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2018
|
Application #:
|
14808959
|
Filing Dt:
|
07/24/2015
|
Publication #:
|
|
Pub Dt:
|
01/26/2017
| | | | |
Title:
|
Array Of Cross Point Memory Cells
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2017
|
Application #:
|
14808976
|
Filing Dt:
|
07/24/2015
|
Publication #:
|
|
Pub Dt:
|
01/26/2017
| | | | |
Title:
|
ARRAY OF CROSS POINT MEMORY CELLS INDIVIDUALLY COMPRISING A SELECT DEVICE AND A PROGRAMMABLE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2018
|
Application #:
|
14809959
|
Filing Dt:
|
07/27/2015
|
Publication #:
|
|
Pub Dt:
|
11/19/2015
| | | | |
Title:
|
MEMORY DEVICES WITH REGISTER BANKS STORING ACTUATORS THAT CAUSE OPERATIONS TO BE PERFORMED ON A MEMORY CORE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2021
|
Application #:
|
14810044
|
Filing Dt:
|
07/27/2015
|
Publication #:
|
|
Pub Dt:
|
11/19/2015
| | | | |
Title:
|
VERTICAL NAND STRING MULTIPLE DATA LINE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2017
|
Application #:
|
14810092
|
Filing Dt:
|
07/27/2015
|
Publication #:
|
|
Pub Dt:
|
03/24/2016
| | | | |
Title:
|
SOLID STATE LIGHTING DEVICES WITHOUT CONVERTER MATERIALS AND ASSOCIATED METHODS OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2017
|
Application #:
|
14810711
|
Filing Dt:
|
07/28/2015
|
Publication #:
|
|
Pub Dt:
|
02/04/2016
| | | | |
Title:
|
Method Of Forming A Semiconductor Device Including A Pitch Multiplication
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2019
|
Application #:
|
14811339
|
Filing Dt:
|
07/28/2015
|
Publication #:
|
|
Pub Dt:
|
11/19/2015
| | | | |
Title:
|
STOPPING CRITERIA FOR LAYERED ITERATIVE ERROR CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14812284
|
Filing Dt:
|
07/29/2015
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
Title:
|
PHASE CHANGE MEMORY STRUCTURES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2016
|
Application #:
|
14813711
|
Filing Dt:
|
07/30/2015
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
Title:
|
INTERCONNECTIONS FOR 3D MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2017
|
Application #:
|
14813883
|
Filing Dt:
|
07/30/2015
|
Publication #:
|
|
Pub Dt:
|
02/02/2017
| | | | |
Title:
|
GENERATION OF VOLTAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2016
|
Application #:
|
14814852
|
Filing Dt:
|
07/31/2015
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
Title:
|
APPARATUS AND METHODS FOR LEAKAGE CURRENT REDUCTION IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2017
|
Application #:
|
14815560
|
Filing Dt:
|
07/31/2015
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
Title:
|
CONDUCTIVE INTERCONNECT STRUCTURES INCORPORATING NEGATIVE THERMAL EXPANSION MATERIALS AND ASSOCIATED SYSTMES, DEVICES, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2016
|
Application #:
|
14816344
|
Filing Dt:
|
08/03/2015
|
Title:
|
SENSE CIRCUITS, MEMORY DEVICES, AND RELATED METHODS FOR RESISTANCE VARIABLE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
14817458
|
Filing Dt:
|
08/04/2015
|
Publication #:
|
|
Pub Dt:
|
02/09/2017
| | | | |
Title:
|
METHOD OF FORMING CONDUCTIVE MATERIAL OF A BURIED TRANSISTOR GATE LINE AND METHOD OF FORMING A BURIED TRANSISTOR GATE LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2018
|
Application #:
|
14819652
|
Filing Dt:
|
08/06/2015
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
Title:
|
WRITE COMMAND OVERLAP DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2016
|
Application #:
|
14820027
|
Filing Dt:
|
08/06/2015
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
Title:
|
MEMORY ARRAY WITH A PAIR OF MEMORY-CELL STRINGS TO A SINGLE CONDUCTIVE PILLAR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2017
|
Application #:
|
14820046
|
Filing Dt:
|
08/06/2015
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
Title:
|
MEMORY CELLS FORMED WITH SEALING MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2017
|
Application #:
|
14820835
|
Filing Dt:
|
08/07/2015
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE STRUCTURES WITH DOPED ELEMENTS AND METHODS OF FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2017
|
Application #:
|
14821005
|
Filing Dt:
|
08/07/2015
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
Title:
|
MEMORY DEVICE POWER MANAGERS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2016
|
Application #:
|
14821550
|
Filing Dt:
|
08/07/2015
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
Title:
|
PACKAGED SEMICONDUCTOR COMPONENTS HAVING SUBSTANTIALLY RIGID SUPPORT MEMBERS AND METHODS OF PACKAGING SEMICONDUCTOR COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2016
|
Application #:
|
14822083
|
Filing Dt:
|
08/10/2015
|
Publication #:
|
|
Pub Dt:
|
12/31/2015
| | | | |
Title:
|
METHODS OF PROGRAMMING MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2018
|
Application #:
|
14822750
|
Filing Dt:
|
08/10/2015
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
Title:
|
TRANSACTIONAL MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2017
|
Application #:
|
14824128
|
Filing Dt:
|
08/12/2015
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
Title:
|
MEMORY CELLS HAVING A NUMBER OF CONDUCTIVE DIFFUSION BARRIER MATERIALS AND MANUFACTURING METHODS
|
|