skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:047243/0001   Pages: 959
Recorded: 08/23/2018
Attorney Dkt #:4816.238
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
Total properties: 17987
Page 37 of 180
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180
1
Patent #:
6291265
Issue Dt:
09/18/2001
Application #:
09501034
Filing Dt:
02/09/2000
Title:
Method of manufacturing an interposer
2
Patent #:
6456527
Issue Dt:
09/24/2002
Application #:
09501131
Filing Dt:
02/09/2000
Title:
Nonvolatile multilevel memory and reading method therefor
3
Patent #:
6396132
Issue Dt:
05/28/2002
Application #:
09502070
Filing Dt:
02/10/2000
Title:
SEMICONDUCTOR DEVICE WITH IMPROVED INTERCONNECTIONS BETWEEN THE CHIP AND THE TERMINALS, AND PROCESS FOR ITS MANUFACTURE
4
Patent #:
6430016
Issue Dt:
08/06/2002
Application #:
09502788
Filing Dt:
02/11/2000
Title:
SETPOINT SILICON CONTROLLED RECTIFIER (SCR) ELECTROSTATIC DISCHARGE (ESD) CORE CLAMP
5
Patent #:
6622257
Issue Dt:
09/16/2003
Application #:
09502793
Filing Dt:
02/11/2000
Title:
COMPUTER NETWORK WITH SWAPPABLE COMPONENTS
6
Patent #:
6205066
Issue Dt:
03/20/2001
Application #:
09502822
Filing Dt:
02/11/2000
Title:
Dram array with gridded sense amplifier power source for enhanced column repair
7
Patent #:
6429632
Issue Dt:
08/06/2002
Application #:
09502827
Filing Dt:
02/11/2000
Title:
EFFICIENT CMOS DC-DC CONVERTERS BASED ON SWITCHED CAPACITOR POWER SUPPLIES WITH INDUCTIVE CURRENT LIMITERS
8
Patent #:
6144109
Issue Dt:
11/07/2000
Application #:
09502925
Filing Dt:
02/11/2000
Title:
Method for improving a stepper signal in a planarized surface over alignment topography
9
Patent #:
7050063
Issue Dt:
05/23/2006
Application #:
09502994
Filing Dt:
02/11/2000
Title:
3-D RENDERING TEXTURE CACHING SCHEME
10
Patent #:
6492267
Issue Dt:
12/10/2002
Application #:
09503105
Filing Dt:
02/11/2000
Title:
LOW TEMPERATURE NITRIDE USED AS CU BARRIER LAYER
11
Patent #:
6413827
Issue Dt:
07/02/2002
Application #:
09503278
Filing Dt:
02/14/2000
Publication #:
US20020019112
Pub Dt:
02/14/2002
Title:
Low dielectric constant shallow trench isolation
12
Patent #:
6228772
Issue Dt:
05/08/2001
Application #:
09503412
Filing Dt:
02/14/2000
Title:
Method of removing surface defects or other recesses during the formation of a semiconductor device
13
Patent #:
6486004
Issue Dt:
11/26/2002
Application #:
09503420
Filing Dt:
02/11/2000
Title:
METHOD AND APPARATUS FOR APPLICATION OF SPRAY ADHESIVE TO A LEADFRAME FOR CHIP BONDING
14
Patent #:
6917411
Issue Dt:
07/12/2005
Application #:
09503553
Filing Dt:
02/11/2000
Title:
METHOD FOR OPTIMIZING PRINTING OF AN ALTERNATING PHASE SHIFT MASK HAVING A PHASE SHIFT ERROR
15
Patent #:
6212095
Issue Dt:
04/03/2001
Application #:
09503836
Filing Dt:
02/15/2000
Title:
Integrated circuit charge coupling circuit
16
Patent #:
6647545
Issue Dt:
11/11/2003
Application #:
09503879
Filing Dt:
02/14/2000
Title:
METHOD AND APPARATUS FOR BRANCH TRACE MESSAGE SCHEME
17
Patent #:
6214098
Issue Dt:
04/10/2001
Application #:
09504191
Filing Dt:
02/15/2000
Title:
Chemical-mechanical polishing slurry
18
Patent #:
6294813
Issue Dt:
09/25/2001
Application #:
09504496
Filing Dt:
02/15/2000
Title:
Alternate method and structure for improved floating gate tunneling devices
19
Patent #:
6710454
Issue Dt:
03/23/2004
Application #:
09505018
Filing Dt:
02/16/2000
Title:
AN ADHESIVE LAYER FOR AN ELECTRONIC APPARATUS HAVING MULTIPLE SEMICONDUCTOR DEVICES
20
Patent #:
6495885
Issue Dt:
12/17/2002
Application #:
09505309
Filing Dt:
02/16/2000
Title:
GRADED LDD IMPLANT PROCESS FOR SUB-HALF-MICRON MOS DEVICES
21
Patent #:
6273605
Issue Dt:
08/14/2001
Application #:
09505332
Filing Dt:
02/16/2000
Title:
Semiconductor wirebond machine leadframe thermal map system
22
Patent #:
6479326
Issue Dt:
11/12/2002
Application #:
09505391
Filing Dt:
02/16/2000
Title:
HEAT SINK FOR MICROCHIP APPLICATION
23
Patent #:
6452788
Issue Dt:
09/17/2002
Application #:
09505599
Filing Dt:
02/16/2000
Title:
COMPUTER HOUSING WITH EXPANSION BAY COVER AND METHODS FOR OPERATING EXPANSION BAY COVERS
24
Patent #:
6396727
Issue Dt:
05/28/2002
Application #:
09505943
Filing Dt:
02/15/2000
Title:
INTEGRATED CIRCUIT HAVING CONDUCTIVE PATHS OF DIFFERENT HEIGHTS FORMED FROM THE SAME LAYER STRUCTURE AND METHOD FOR FORMING THE SAME
25
Patent #:
6471780
Issue Dt:
10/29/2002
Application #:
09506205
Filing Dt:
02/17/2000
Title:
PROCESS FOR FABRICATING FILMS OF UNIFORM PROPERTIES ON SEMICONDUCTOR DEVICES
26
Patent #:
6961472
Issue Dt:
11/01/2005
Application #:
09507213
Filing Dt:
02/18/2000
Title:
METHOD OF INVERSE QUANTIZED SIGNAL SAMPLES OF AN IMAGE DURING IMAGE DECOMPRESSION
27
Patent #:
6748118
Issue Dt:
06/08/2004
Application #:
09507399
Filing Dt:
02/18/2000
Title:
METHOD OF QUANTIZING SIGNAL SAMPLES OF AN IMAGE DURING SAME
28
Patent #:
6365456
Issue Dt:
04/02/2002
Application #:
09507777
Filing Dt:
02/18/2000
Title:
Process for manufacturing semicondutor integrated memory devices with cells matrix having virtual ground
29
Patent #:
6890847
Issue Dt:
05/10/2005
Application #:
09507964
Filing Dt:
02/22/2000
Title:
POLYNORBORNENE FOAM INSULATION FOR INTEGRATED CIRCUITS
30
Patent #:
6465298
Issue Dt:
10/15/2002
Application #:
09510095
Filing Dt:
02/22/2000
Publication #:
US20010053577
Pub Dt:
12/20/2001
Title:
METHOD OF FABRICATING A SEMICONDUCTOR-ON-INSULATOR MEMORY CELL WITH BURIED WORD AND BODY LINES
31
Patent #:
6372637
Issue Dt:
04/16/2002
Application #:
09510413
Filing Dt:
02/22/2000
Publication #:
US20010044204
Pub Dt:
11/22/2001
Title:
METHOD FOR MAKING SEMICONDUCTOR DEVICES HAVING GRADUAL SLOPE CONTACTS
32
Patent #:
6407456
Issue Dt:
06/18/2002
Application #:
09510817
Filing Dt:
02/23/2000
Title:
MULTI-CHIP DEVICE UTILIZING A FLIP CHIP AND WIRE BOND ASSEMBLY
33
Patent #:
6703640
Issue Dt:
03/09/2004
Application #:
09510828
Filing Dt:
02/23/2000
Title:
SPRING ELEMENT FOR USE IN AN APPARATUS FOR ATTACHING TO A SEMICONDUCTOR AND A METHOD OF ATTACHING
34
Patent #:
6451709
Issue Dt:
09/17/2002
Application #:
09510890
Filing Dt:
02/23/2000
Title:
METHODOLOGY OF REMOVING MISPLACED ENCAPSULANT FOR ATTACHMENT OF HEAT SINKS IN A CHIP ON BOARD PACKAGE
35
Patent #:
6229204
Issue Dt:
05/08/2001
Application #:
09510894
Filing Dt:
02/23/2000
Title:
CHIP ON BOARD WITH HEAT SINK ATTACHMENT
36
Patent #:
6766456
Issue Dt:
07/20/2004
Application #:
09511092
Filing Dt:
02/23/2000
Title:
METHOD AND SYSTEM FOR AUTHENTICATING A USER OF A COMPUTER SYSTEM
37
Patent #:
6266287
Issue Dt:
07/24/2001
Application #:
09511471
Filing Dt:
02/23/2000
Title:
Variable equilibrate voltage circuit for paired digit lines
38
Patent #:
6269037
Issue Dt:
07/31/2001
Application #:
09511520
Filing Dt:
02/23/2000
Title:
Variable equilibrate voltage circuit for paired digit lines
39
Patent #:
6285243
Issue Dt:
09/04/2001
Application #:
09511577
Filing Dt:
02/23/2000
Title:
High-voltage charge pump circuit
40
Patent #:
6596565
Issue Dt:
07/22/2003
Application #:
09511609
Filing Dt:
02/23/2000
Title:
CHIP ON BOARD AND HEAT SINK ATTACHMENT METHODS
41
Patent #:
6625885
Issue Dt:
09/30/2003
Application #:
09511692
Filing Dt:
02/23/2000
Title:
METHOD OF MAKING AN ELECTRICAL CONTACT DEVICE
42
Patent #:
6300195
Issue Dt:
10/09/2001
Application #:
09512900
Filing Dt:
02/25/2000
Title:
Process for manufacturing semiconductor integrated memory devices with cells matrix having virtual ground
43
Patent #:
6784502
Issue Dt:
08/31/2004
Application #:
09512978
Filing Dt:
02/24/2000
Publication #:
US20030075810
Pub Dt:
04/24/2003
Title:
METHODS OF FORMING CONTACTS, METHODS OF CONTACTING LINES, METHODS OF OPERATING INTEGRATED CIRCUITRY, AND INTEGRATED CIRCUITS
44
Patent #:
6259525
Issue Dt:
07/10/2001
Application #:
09512981
Filing Dt:
02/24/2000
Title:
SEMICONDUCTOR WAFER ALIGNMENT TOOLS
45
Patent #:
6482572
Issue Dt:
11/19/2002
Application #:
09513000
Filing Dt:
02/25/2000
Title:
METHOD FOR PROVIDING AN ALIGNMENT DIFFRACTION GRATING FOR PHOTOLITHOGRAPHIC ALIGNMENT DURING SEMICONDUCTOR FABRICATION
46
Patent #:
6256593
Issue Dt:
07/03/2001
Application #:
09513273
Filing Dt:
02/24/2000
Title:
System for evaluating and reporting semiconductor test processes
47
Patent #:
6530058
Issue Dt:
03/04/2003
Application #:
09513286
Filing Dt:
02/24/2000
Title:
METHOD FOR CORRECTION OF ERRORS IN A BINARY WORD STORED IN MULTILEVEL MEMORY CELLS, NOT REQUIRING ADDITIONAL CELLS
48
Patent #:
6301149
Issue Dt:
10/09/2001
Application #:
09513598
Filing Dt:
02/25/2000
Title:
Method for reading a multilevel nonvolatile memory and multilevel nonvolatile memory
49
Patent #:
6327216
Issue Dt:
12/04/2001
Application #:
09513641
Filing Dt:
02/25/2000
Title:
Full page increment/decrement burst for ddr sdram/sgram
50
Patent #:
6388931
Issue Dt:
05/14/2002
Application #:
09513761
Filing Dt:
02/25/2000
Title:
Dummy wordline for controlling the timing of the firing of sense amplifiers in a memory device in relation to the firing of wordlines in the memory device
51
Patent #:
6282138
Issue Dt:
08/28/2001
Application #:
09513762
Filing Dt:
02/25/2000
Title:
Latched sense amplifier with tri-state outputs
52
Patent #:
6396116
Issue Dt:
05/28/2002
Application #:
09513797
Filing Dt:
02/25/2000
Title:
INTEGRATED CIRCUIT PACKAGING FOR OPTICAL SENSOR DEVICES
53
Patent #:
6198681
Issue Dt:
03/06/2001
Application #:
09513936
Filing Dt:
02/28/2000
Title:
Sense amplifier for low voltage memory arrays
54
Patent #:
6249460
Issue Dt:
06/19/2001
Application #:
09513938
Filing Dt:
02/28/2000
Title:
Dynamic flash memory cells with ultrathin tunnel oxides
55
Patent #:
6521287
Issue Dt:
02/18/2003
Application #:
09513939
Filing Dt:
02/28/2000
Publication #:
US20010053415
Pub Dt:
12/20/2001
Title:
Method for manufacturing improved stencil/screen
56
Patent #:
6229352
Issue Dt:
05/08/2001
Application #:
09513940
Filing Dt:
02/28/2000
Title:
Power level detection circuit
57
Patent #:
6294418
Issue Dt:
09/25/2001
Application #:
09514493
Filing Dt:
02/29/2000
Title:
Circuits and methods using vertical complementary transistors
58
Patent #:
6498101
Issue Dt:
12/24/2002
Application #:
09514578
Filing Dt:
02/28/2000
Title:
PLANARIZING PADS, PLANARIZING MACHINES AND METHODS FOR MAKING AND USING PLANARIZING PADS IN MECHANICAL AND CHEMICAL-MECHANICAL PLANARAZATION OF MICROELECRTRONIC DEVICE SUBSTRATE ASSEMBLIES
59
Patent #:
6384448
Issue Dt:
05/07/2002
Application #:
09514627
Filing Dt:
02/28/2000
Title:
P-channel dynamic flash memory cells with ultrathin tunnel oxides
60
Patent #:
6614443
Issue Dt:
09/02/2003
Application #:
09515246
Filing Dt:
02/29/2000
Title:
METHOD AND SYSTEM FOR ADDRESSING GRAPHICS DATA FOR EFFICIENT DATA ACCESS
61
Patent #:
6136720
Issue Dt:
10/24/2000
Application #:
09515362
Filing Dt:
02/29/2000
Title:
Plasma processing tools, dual-source plasma etchers, dual-source plasma etching methods, and methods of forming planar coil dual-source plasma etchers
62
Patent #:
6524891
Issue Dt:
02/25/2003
Application #:
09515579
Filing Dt:
02/29/2000
Title:
METHOD OF PRESSURE CURING FOR REDUCING VOIDS IN A DIE ATTACH BONDLINE AND APPLICATIONS THEREOF
63
Patent #:
6207571
Issue Dt:
03/27/2001
Application #:
09515804
Filing Dt:
02/29/2000
Title:
Self-aligned contact formation for semiconductor devices
64
Patent #:
6380626
Issue Dt:
04/30/2002
Application #:
09516047
Filing Dt:
03/01/2000
Title:
Semiconductor device for attachment to a semiconductor substrate
65
Patent #:
6388243
Issue Dt:
05/14/2002
Application #:
09516433
Filing Dt:
03/01/2000
Title:
Active pixel sensor with fully-depleted buried photoreceptor
66
Patent #:
6256229
Issue Dt:
07/03/2001
Application #:
09516532
Filing Dt:
03/01/2000
Title:
Apparatus and method for programming voltage protection in a non-volatile memory system
67
Patent #:
6266277
Issue Dt:
07/24/2001
Application #:
09516550
Filing Dt:
03/01/2000
Title:
Apparatus and method for programming voltage protection in a non-volatile memory system
68
Patent #:
6185656
Issue Dt:
02/06/2001
Application #:
09516592
Filing Dt:
07/09/1999
Title:
SYNCHRONOUS SRAM HAVING PIPELINED ENABLE AND BURST ADDRESS GENERATION
69
Patent #:
6475855
Issue Dt:
11/05/2002
Application #:
09516633
Filing Dt:
03/01/2000
Title:
METHOD OF FORMING INTEGRATED CIRCUITRY, METHOD OF FORMING A CAPACITOR AND METHOD OF FORMING DRAM INTEGRATED CIRCUITRY
70
Patent #:
6586836
Issue Dt:
07/01/2003
Application #:
09516652
Filing Dt:
03/01/2000
Title:
PROCESS FOR FORMING MICROELECTRONIC PACKAGES AND INTERMEDIATE STRUCTURES FORMED THEREWITH
71
Patent #:
6677640
Issue Dt:
01/13/2004
Application #:
09516681
Filing Dt:
03/01/2000
Title:
MEMORY CELL WITH TIGHT COUPLING
72
Patent #:
6285038
Issue Dt:
09/04/2001
Application #:
09516819
Filing Dt:
03/01/2000
Title:
Integrated circuitry and dram integrated circuitry
73
Patent #:
6236606
Issue Dt:
05/22/2001
Application #:
09517028
Filing Dt:
03/02/2000
Title:
Row decoded biasing of sense amplifier for improved one's margin
74
Patent #:
6321359
Issue Dt:
11/20/2001
Application #:
09517038
Filing Dt:
03/02/2000
Title:
Data ordering for cache data transfer
75
Patent #:
7530877
Issue Dt:
05/12/2009
Application #:
09517127
Filing Dt:
03/02/2000
Title:
SEMICONDUCTOR PROCESSOR SYSTEMS, A SYSTEM CONFIGURED TO PROVIDE A SEMICONDUCTOR WORKPIECE PROCESS FLUID
76
Patent #:
6441479
Issue Dt:
08/27/2002
Application #:
09517318
Filing Dt:
03/02/2000
Title:
SYSTEM-ON-A-CHIP WITH MULTI-LAYERED METALLIZED THROUGH-HOLE INTERCONNECTION
77
Patent #:
6275292
Issue Dt:
08/14/2001
Application #:
09517473
Filing Dt:
03/02/2000
Title:
Reflectance method for evaluating the surface characteristics of opaque materials
78
Patent #:
6171952
Issue Dt:
01/09/2001
Application #:
09517684
Filing Dt:
03/02/2000
Title:
Methods of forming metallization layers and integrated circuits containing such
79
Patent #:
6330196
Issue Dt:
12/11/2001
Application #:
09517814
Filing Dt:
03/02/2000
Title:
Circuit and method for a high data transfer rate output driver
80
Patent #:
6497827
Issue Dt:
12/24/2002
Application #:
09518292
Filing Dt:
03/03/2000
Title:
METHOD FOR ETCHING DIELECTRIC FILMS
81
Patent #:
6287942
Issue Dt:
09/11/2001
Application #:
09518293
Filing Dt:
03/03/2000
Title:
Hermetic chip and method of manufacture
82
Patent #:
6862662
Issue Dt:
03/01/2005
Application #:
09518338
Filing Dt:
03/03/2000
Title:
HIGH DENSITY STORAGE SCHEME FOR SEMICONDUCTOR MEMORY
83
Patent #:
6689635
Issue Dt:
02/10/2004
Application #:
09518339
Filing Dt:
03/03/2000
Title:
APPARATUS AND METHOD FOR FACE-TO-FACE CONNECTION OF A DIE TO A SUBSTRATE WITH POLYMER ELECTRODES
84
Patent #:
6420250
Issue Dt:
07/16/2002
Application #:
09518508
Filing Dt:
03/03/2000
Title:
METHODS OF FORMING PORTIONS OF TRANSISTOR STRUCTURES, METHODS OF FORMING ARRAY AND PERIPHERAL CIRCUITRY, AND STRUCTURES COMPRISING TRANSISTOR GATES
85
Patent #:
6335237
Issue Dt:
01/01/2002
Application #:
09518512
Filing Dt:
03/03/2000
Title:
METHODS OF FORMING CAPACITOR AND BITLINE STRUCTURES
86
Patent #:
7103598
Issue Dt:
09/05/2006
Application #:
09518787
Filing Dt:
03/03/2000
Title:
SOFTWARE DISTRIBUTION METHOD AND APPARATUS
87
Patent #:
6134151
Issue Dt:
10/17/2000
Application #:
09519226
Filing Dt:
03/06/2000
Title:
Space management for managing high capacity nonvolatile memory
88
Patent #:
6239618
Issue Dt:
05/29/2001
Application #:
09520057
Filing Dt:
03/07/2000
Title:
Buffer with fast edge propagation
89
Patent #:
6577015
Issue Dt:
06/10/2003
Application #:
09520260
Filing Dt:
03/07/2000
Title:
PARTIAL SLOT COVER FOR ENCAPSULATION PROCESS
90
Patent #:
6238999
Issue Dt:
05/29/2001
Application #:
09520288
Filing Dt:
03/07/2000
Title:
Isolation region forming methods
91
Patent #:
6537400
Issue Dt:
03/25/2003
Application #:
09520377
Filing Dt:
03/06/2000
Title:
AUTOMATED METHOD OF ATTACHING FLIP CHIP DEVICES TO A SUBSTRATE
92
Patent #:
6380080
Issue Dt:
04/30/2002
Application #:
09520492
Filing Dt:
03/08/2000
Publication #:
US20020013052
Pub Dt:
01/31/2002
Title:
METHODS FOR PREPARING RUTHENIUM METAL FILMS
93
Patent #:
6486027
Issue Dt:
11/26/2002
Application #:
09520494
Filing Dt:
03/08/2000
Title:
FIELD PROGRAMMABLE LOGIC ARRAYS WITH VERTICAL TRANSISTORS
94
Patent #:
6191448
Issue Dt:
02/20/2001
Application #:
09520649
Filing Dt:
03/07/2000
Title:
Memory cell with vertical transistor and buried word and body lines
95
Patent #:
6223308
Issue Dt:
04/24/2001
Application #:
09520903
Filing Dt:
03/07/2000
Title:
Identification and verification of a sector within a block of mass storage flash memory
96
Patent #:
6151247
Issue Dt:
11/21/2000
Application #:
09520904
Filing Dt:
03/07/2000
Title:
Method and apparatus for decreasing block write operation times performed on nonvolatile memory
97
Patent #:
6172906
Issue Dt:
01/09/2001
Application #:
09521419
Filing Dt:
03/08/2000
Title:
Increasing the memory performance of flash memory devices by writing sectors simultaneously to multiple flash memory devices
98
Patent #:
6230234
Issue Dt:
05/08/2001
Application #:
09521420
Filing Dt:
03/08/2000
Title:
Direct logical block addressing flash memory mass storage architecture
99
Patent #:
6226221
Issue Dt:
05/01/2001
Application #:
09521756
Filing Dt:
03/09/2000
Title:
Method and apparatus for reducing bleed currents within a dram array having row-to-column shorts
100
Patent #:
6147380
Issue Dt:
11/14/2000
Application #:
09521867
Filing Dt:
03/08/2000
Title:
Floating gate non-volatile memory cell with low erasing voltage and having different potential barriers
Assignor
1
U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT
Exec Dt:
06/29/2018
Assignee
1
MICRON TECHNOLOGY, INC.
8000 S. FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
ONE MARKET, SPEAR TOWER, SUITE 3300
SAN FRANCISCO, CA 94105

Search Results as of: 05/13/2024 10:28 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT