|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09777816
|
Filing Dt:
|
02/05/2001
|
Publication #:
|
|
Pub Dt:
|
08/08/2002
| | | | |
Title:
|
METHOD FOR MULTILEVEL COPPER INTERCONNECTS FOR ULTRA LARGE SCALE INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09777835
|
Filing Dt:
|
02/05/2001
|
Publication #:
|
|
Pub Dt:
|
09/05/2002
| | | | |
Title:
|
HIGH SPEED SIGNAL PATH AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09778318
|
Filing Dt:
|
02/06/2001
|
Publication #:
|
|
Pub Dt:
|
08/30/2001
| | | | |
Title:
|
MICROELECTRONIC SUBSTRATE COMPRISED OF ETCH STOP LAYER, STIFFENING LAYER, AND ENDPOINTING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09778330
|
Filing Dt:
|
02/06/2001
|
Publication #:
|
|
Pub Dt:
|
09/13/2001
| | | | |
Title:
|
VOLTAGE BOOSTING DEVICE, IN PARTICULAR FOR SPEEDING POWER-UP OF MULTILEVEL NONVOLATILE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
09778913
|
Filing Dt:
|
02/08/2001
|
Publication #:
|
|
Pub Dt:
|
08/08/2002
| | | | |
Title:
|
HIGH PERFORMANCE SILICON CONTACT FOR FLIP CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09779034
|
Filing Dt:
|
02/07/2001
|
Publication #:
|
|
Pub Dt:
|
07/12/2001
| | | | |
Title:
|
MICROELECTRONIC DEVICE FABRICATING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2003
|
Application #:
|
09779983
|
Filing Dt:
|
02/08/2001
|
Publication #:
|
|
Pub Dt:
|
08/08/2002
| | | | |
Title:
|
METHOD OF FORMING CHALCOGENIDE COMPRISING DEVICES, METHOD OF PRECLUDING DIFFUSION OF A METAL INTO ADJACENT CHALCOGENIDE MATERIAL, AND CHALCOGENIDE COMPRISING DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09780087
|
Filing Dt:
|
02/09/2001
|
Publication #:
|
|
Pub Dt:
|
08/15/2002
| | | | |
Title:
|
PROGRAMMABLE LOGIC ARRAYS WITH ULTRA THIN BODY TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09780125
|
Filing Dt:
|
02/09/2001
|
Publication #:
|
|
Pub Dt:
|
08/15/2002
| | | | |
Title:
|
OPEN BIT LINE DRAM WITH ULTRA THIN BODY TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
09780126
|
Filing Dt:
|
02/09/2001
|
Publication #:
|
|
Pub Dt:
|
08/15/2002
| | | | |
Title:
|
PROGRAMMABLE MEMORY ADDRESS AND DECODE CIRCUITS WITH ULTRA THIN VERTICAL BODY TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09780129
|
Filing Dt:
|
02/09/2001
|
Title:
|
IN SERVICE PROGRAMMABLE LOGIC ARRAYS WITH ULTRA THIN VERTICAL BODY TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
09780130
|
Filing Dt:
|
02/09/2001
|
Publication #:
|
|
Pub Dt:
|
08/15/2002
| | | | |
Title:
|
FOLDED BIT LINE DRAM WITH ULTRA THIN BODY TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2002
|
Application #:
|
09780144
|
Filing Dt:
|
02/09/2001
|
Publication #:
|
|
Pub Dt:
|
08/15/2002
| | | | |
Title:
|
MEMORY ADDRESS AND DECODE CIRCUITS WITH ULTRA THIN BODY TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09780169
|
Filing Dt:
|
02/09/2001
|
Publication #:
|
|
Pub Dt:
|
08/15/2002
| | | | |
Title:
|
FLASH MEMORY WITH ULTRA THIN VERTICAL BODY TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
09780207
|
Filing Dt:
|
02/09/2001
|
Publication #:
|
|
Pub Dt:
|
07/19/2001
| | | | |
Title:
|
FLIP-CHIP TECHNIQUE FOR CHIP ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
09780390
|
Filing Dt:
|
02/12/2001
|
Publication #:
|
|
Pub Dt:
|
08/30/2001
| | | | |
Title:
|
LOW LEAKAGE DIODES, INCLUDING PHOTODIODES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
09781808
|
Filing Dt:
|
02/12/2001
|
Publication #:
|
|
Pub Dt:
|
10/10/2002
| | | | |
Title:
|
SHARED REDUNDANCY FOR MEMORY HAVING COLUMN ADDRESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2005
|
Application #:
|
09782441
|
Filing Dt:
|
02/13/2001
|
Publication #:
|
|
Pub Dt:
|
07/26/2001
| | | | |
Title:
|
SMALL GRAIN SIZE, CONFORMAL ALUMINUM INTERCONNECTS AND METHOD FOR THEIR FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
09782498
|
Filing Dt:
|
02/13/2001
|
Publication #:
|
|
Pub Dt:
|
06/28/2001
| | | | |
Title:
|
SMALL GRAIN SIZE, CONFORMAL ALUMINUM INTERCONNECTS AND METHOD FOR THEIR FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09782811
|
Filing Dt:
|
02/14/2001
|
Publication #:
|
|
Pub Dt:
|
08/02/2001
| | | | |
Title:
|
ELECTRODE STRUCTURES, DISPLAY DEVICES CONTAINING THE SAME, AND METHODS FOR MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2004
|
Application #:
|
09782893
|
Filing Dt:
|
02/13/2001
|
Publication #:
|
|
Pub Dt:
|
07/05/2001
| | | | |
Title:
|
APPARATUS AND METHOD FOR CONDITIONING AND MONITORING MEDIA USED FOR CHEMICAL-MECHANICAL PLANARIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2004
|
Application #:
|
09782913
|
Filing Dt:
|
02/13/2001
|
Publication #:
|
|
Pub Dt:
|
07/05/2001
| | | | |
Title:
|
APPARATUS AND METHOD FOR CONDITIONING AND MONITORING MEDIA USED FOR CHEMICAL-MECHANICAL PLANARIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
09782914
|
Filing Dt:
|
02/13/2001
|
Publication #:
|
|
Pub Dt:
|
07/05/2001
| | | | |
Title:
|
APPARATUS AND METHOD FOR CONDITIONING AND MONITORING MEDIA USED FOR CHEMICAL-MECHANICAL PLANARIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09784835
|
Filing Dt:
|
02/16/2001
|
Publication #:
|
|
Pub Dt:
|
07/26/2001
| | | | |
Title:
|
CAPACITOR AND METHOD FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09785042
|
Filing Dt:
|
02/13/2001
|
Publication #:
|
|
Pub Dt:
|
08/30/2001
| | | | |
Title:
|
CHARGE PUMP BOOSTER DEVICE WITH TRANSFER AND RECOVERY OF THE CHARGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09785079
|
Filing Dt:
|
02/14/2001
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
Title:
|
NON-VOLATILE MEMORY DEVICE WITH CONFIGURABLE ROW REDUNDANCY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09785083
|
Filing Dt:
|
02/13/2001
|
Publication #:
|
|
Pub Dt:
|
05/02/2002
| | | | |
Title:
|
VOLTAGE BOOSTER WITH A LOW OUTPUT RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09785728
|
Filing Dt:
|
02/16/2001
|
Publication #:
|
|
Pub Dt:
|
07/26/2001
| | | | |
Title:
|
ETCHING PROCESS USING A BUFFER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2004
|
Application #:
|
09786418
|
Filing Dt:
|
03/01/2001
|
Title:
|
MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
09788145
|
Filing Dt:
|
02/16/2001
|
Publication #:
|
|
Pub Dt:
|
07/26/2001
| | | | |
Title:
|
METHOD OF MAKING INSULATOR FOR ELECTRICAL STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2002
|
Application #:
|
09788623
|
Filing Dt:
|
02/13/2001
|
Publication #:
|
|
Pub Dt:
|
09/20/2001
| | | | |
Title:
|
HIGH-EFFICIENCY BIDIRECTIONAL VOLTAGE BOOSTING DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09789146
|
Filing Dt:
|
02/20/2001
|
Publication #:
|
|
Pub Dt:
|
06/28/2001
| | | | |
Title:
|
Inductor with magnetic material layers
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2002
|
Application #:
|
09789274
|
Filing Dt:
|
02/20/2001
|
Publication #:
|
|
Pub Dt:
|
08/02/2001
| | | | |
Title:
|
MEMORY CELL WITH VERTICAL TRANSISTOR AND BURIED WORD AND BODY LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09789892
|
Filing Dt:
|
02/21/2001
|
Publication #:
|
|
Pub Dt:
|
07/19/2001
| | | | |
Title:
|
Controlling packaging encapsulant leakage
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2002
|
Application #:
|
09790286
|
Filing Dt:
|
02/22/2001
|
Publication #:
|
|
Pub Dt:
|
07/12/2001
| | | | |
Title:
|
METHODS FOR FORMING IRIDIUM AND PLATINUM CONTAINING FILMS ON SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
09790525
|
Filing Dt:
|
02/23/2001
|
Publication #:
|
|
Pub Dt:
|
08/29/2002
| | | | |
Title:
|
DIFFERENTIAL INPUT BUFFER BIAS PULSER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09792536
|
Filing Dt:
|
02/23/2001
|
Publication #:
|
|
Pub Dt:
|
04/25/2002
| | | | |
Title:
|
VOLTAGE REGULATOR AND DATA PATH FOR A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09792537
|
Filing Dt:
|
02/23/2001
|
Publication #:
|
|
Pub Dt:
|
02/28/2002
| | | | |
Title:
|
VOLTAGE REGULATOR AND DATA PATH FOR A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09792553
|
Filing Dt:
|
02/23/2001
|
Publication #:
|
|
Pub Dt:
|
02/28/2002
| | | | |
Title:
|
VOLTAGE REGULATOR AND DATA PATH FOR A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2002
|
Application #:
|
09792771
|
Filing Dt:
|
02/23/2001
|
Publication #:
|
|
Pub Dt:
|
07/05/2001
| | | | |
Title:
|
LOW PROFILE MULTI-IC CHIP PACKAGE CONNECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2005
|
Application #:
|
09792777
|
Filing Dt:
|
02/23/2001
|
Publication #:
|
|
Pub Dt:
|
09/26/2002
| | | | |
Title:
|
DOPED ALUMINUM OXIDE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09794685
|
Filing Dt:
|
02/27/2001
|
Publication #:
|
|
Pub Dt:
|
07/12/2001
| | | | |
Title:
|
LOW CURRENT REDUNDANCY ANTI-FUSE METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
09794707
|
Filing Dt:
|
02/27/2001
|
Publication #:
|
|
Pub Dt:
|
07/05/2001
| | | | |
Title:
|
LOW CURRENT REDUNDANCY ANTI-FUSE METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2005
|
Application #:
|
09795746
|
Filing Dt:
|
02/28/2001
|
Publication #:
|
|
Pub Dt:
|
07/26/2001
| | | | |
Title:
|
SEMICONDUCTOR DEVICE STRUCTURES INCLUDING METAL SILICIDE INTERCONNECT STRUCTURES THAT EXTEND AT LEAST PARTIALLY OVER TRANSISTOR GATE STRUCTURES AND METHODS FOR MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
09795949
|
Filing Dt:
|
02/28/2001
|
Publication #:
|
|
Pub Dt:
|
08/02/2001
| | | | |
Title:
|
HOMOJUNCTION SEMICONDUCTOR DEVICES WITH LOW BARRIER TUNNEL OXIDE CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09796326
|
Filing Dt:
|
02/28/2001
|
Title:
|
KEEPERS FOR MRAM ELECTRODES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2005
|
Application #:
|
09797098
|
Filing Dt:
|
02/28/2001
|
Publication #:
|
|
Pub Dt:
|
08/29/2002
| | | | |
Title:
|
Methods of forming semiconductor circuitry, and semiconductor circuit constructions
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09797171
|
Filing Dt:
|
02/27/2001
|
Publication #:
|
|
Pub Dt:
|
10/11/2001
| | | | |
Title:
|
COLUMN DECODER CIRCUIT FOR PAGE READING OF A SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
09797324
|
Filing Dt:
|
03/01/2001
|
Publication #:
|
|
Pub Dt:
|
09/05/2002
| | | | |
Title:
|
METHODS, SYSTEMS, AND APPARATUS FOR UNIFORM CHEMICAL-VAPOR DEPOSITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09797352
|
Filing Dt:
|
02/28/2001
|
Publication #:
|
|
Pub Dt:
|
08/29/2002
| | | | |
Title:
|
METHODS OF FORMING PATTERNS ACROSS PHOTORESIST AND METHODS OF FORMING RADIATION-PATTERNING TOOLS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09797356
|
Filing Dt:
|
02/28/2001
|
Publication #:
|
|
Pub Dt:
|
08/29/2002
| | | | |
Title:
|
METHODS OF CLEANING SURFACES OF COPPER-CONTAINING MATERIALS, AND METHODS OF FORMING OPENINGS TO COPPER-CONTAINING SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09797380
|
Filing Dt:
|
03/01/2001
|
Publication #:
|
|
Pub Dt:
|
07/19/2001
| | | | |
Title:
|
Lead penetrating clamping system
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2002
|
Application #:
|
09797682
|
Filing Dt:
|
03/05/2001
|
Title:
|
METHOD OF REDUCING TRAPPED HOLES INDUCED BY ERASE OPERATIONS IN THE TUNNEL OXIDE OF FLASH MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2002
|
Application #:
|
09797792
|
Filing Dt:
|
03/02/2001
|
Title:
|
PCRAM cell manufacturing
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09797900
|
Filing Dt:
|
03/01/2001
|
Publication #:
|
|
Pub Dt:
|
09/27/2001
| | | | |
Title:
|
INTEGRATED CIRCUITRY AND METHODS OF FORMING CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
09798445
|
Filing Dt:
|
03/02/2001
|
Publication #:
|
|
Pub Dt:
|
07/19/2001
| | | | |
Title:
|
APPARATUS FOR STABILIZING HIGH PRESSURE OXIDATION OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
09798778
|
Filing Dt:
|
03/02/2001
|
Publication #:
|
|
Pub Dt:
|
12/06/2001
| | | | |
Title:
|
METHOD OF FORMING LOW-RESISTIVITY CONNECTIONS IN NON-VOLATILE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2003
|
Application #:
|
09799179
|
Filing Dt:
|
03/05/2001
|
Publication #:
|
|
Pub Dt:
|
07/19/2001
| | | | |
Title:
|
SEMICONDUCTOR CHIP PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2002
|
Application #:
|
09799222
|
Filing Dt:
|
03/05/2001
|
Title:
|
POSITIVE WRITE MASKING METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2003
|
Application #:
|
09799754
|
Filing Dt:
|
03/06/2001
|
Publication #:
|
|
Pub Dt:
|
09/13/2001
| | | | |
Title:
|
METHOD CELL STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09800189
|
Filing Dt:
|
03/06/2001
|
Publication #:
|
|
Pub Dt:
|
11/15/2001
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURE WITH A TITANIUM ALUMINUM NITRIDE LAYER AND METHOD FOR FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
09800373
|
Filing Dt:
|
03/06/2001
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
A METHOD FOR FORMING INTEGRATED CIRCUITS USING HIGH ASPECT RATIO VIAS THROUGH A SEMICONDUCTOR WAFER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
09801216
|
Filing Dt:
|
03/07/2001
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
DQMASK TO FORCE INTERNAL DATA TO MASK EXTERNAL DATA IN A FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
09801222
|
Filing Dt:
|
03/07/2001
|
Publication #:
|
|
Pub Dt:
|
12/13/2001
| | | | |
Title:
|
METHOD AND APPARATUS FOR PERFORMING ERROR CORRECTION ON DATA READ FROM A MULTISTATE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
09801265
|
Filing Dt:
|
03/07/2001
|
Publication #:
|
|
Pub Dt:
|
12/20/2001
| | | | |
Title:
|
METHODS FOR MAKING NEARLY PLANAR DIELECTRIC FILMS IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09801960
|
Filing Dt:
|
03/08/2001
|
Title:
|
APPARATUS AND METHODS FOR SELECTIVELY DISABLING OUTPUTS IN INTEGRATED CIRCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
09802234
|
Filing Dt:
|
03/08/2001
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
A 2F2 MEMORY DEVICE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09802269
|
Filing Dt:
|
03/08/2001
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
TRI-STATING OUTPUT BUFFER DURING INITIALIZATION OF SYNCHRONOUS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2003
|
Application #:
|
09802363
|
Filing Dt:
|
03/09/2001
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
REDUCED JITTER CLOCK GENERATOR CIRCUIT AND METHOD FOR APPLYING PROPERLY PHASED CLOCK SIGNALS TO CLOCKED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09802384
|
Filing Dt:
|
03/09/2001
|
Publication #:
|
|
Pub Dt:
|
11/14/2002
| | | | |
Title:
|
COLUMN ADDRESS PATH CIRCUIT AND METHOD FOR MEMORY DEVICES HAVING A BURST ACCESS MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
09802451
|
Filing Dt:
|
03/09/2001
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR DETECTING AC REMOVAL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2002
|
Application #:
|
09803045
|
Filing Dt:
|
03/12/2001
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
DIE SUPPORT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2003
|
Application #:
|
09803047
|
Filing Dt:
|
03/12/2001
|
Publication #:
|
|
Pub Dt:
|
08/22/2002
| | | | |
Title:
|
WRITE STATE MACHINE ARCHITECTURE FOR FLASH MEMORY INTERNAL INSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09803061
|
Filing Dt:
|
03/08/2001
|
Publication #:
|
|
Pub Dt:
|
09/13/2001
| | | | |
Title:
|
MEMORY DEVICE COMMAND BUFFER APPARATUS AND METHOD AND MEMORY DEVICES AND COMPUTER SYSTEMS USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2004
|
Application #:
|
09803156
|
Filing Dt:
|
03/09/2001
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
ELECTROSTATIC DISCHARGE PROTECTION WITH INPUT IMPEDANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09804010
|
Filing Dt:
|
03/12/2001
|
Publication #:
|
|
Pub Dt:
|
01/24/2002
| | | | |
Title:
|
CIRCUIT FOR ELIMINATING IDLE CYCLES IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09804026
|
Filing Dt:
|
03/12/2001
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
FLAT PANEL DISPLAY, METHOD OF HIGH VACUUM SEALING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2002
|
Application #:
|
09804125
|
Filing Dt:
|
03/12/2001
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
MEMORY WITH ROW REDUNDANCY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
09804224
|
Filing Dt:
|
03/13/2001
|
Publication #:
|
|
Pub Dt:
|
11/11/2004
| | | | |
Title:
|
MEMORY REPEATER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09804421
|
Filing Dt:
|
03/30/2001
|
Title:
|
DIE STACKING SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09804561
|
Filing Dt:
|
03/12/2001
|
Title:
|
NON-VOLATILE MEMORY DEVICE WITH REDUNDANT COLUMNS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09804616
|
Filing Dt:
|
03/12/2001
|
Publication #:
|
|
Pub Dt:
|
09/13/2001
| | | | |
Title:
|
MICROELECTRONIC DEVICE FABRICATING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09804617
|
Filing Dt:
|
03/12/2001
|
Publication #:
|
|
Pub Dt:
|
08/02/2001
| | | | |
Title:
|
Memory array architecture, method of operating a dynamic random access memory, and method of manufacturing a dynamic random access memory
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2003
|
Application #:
|
09804693
|
Filing Dt:
|
03/09/2001
|
Title:
|
PROCESS FOR THE FABRICATION OF INTEGRATED DEVICES WITH REDUCTION OF DAMAGE FROM PLASMA
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
09804837
|
Filing Dt:
|
03/13/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
MEMORY TESTING METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09805100
|
Filing Dt:
|
03/14/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
ADAPTIVE THRESHOLD LOGIC CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09805207
|
Filing Dt:
|
03/14/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
PUMP CIRCUITS USING FLYBACK EFFECT FROM INTEGRATED INDUCTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2003
|
Application #:
|
09805663
|
Filing Dt:
|
03/13/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
SYSTEM AND METHOD FOR CACHING DATA BASED ON IDENTITY OF REQUESTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2006
|
Application #:
|
09805742
|
Filing Dt:
|
03/13/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
CIRCUIT AND METHOD FOR REDUCING NOISE INTERFERENCE IN DIGITAL DIFFERENTIAL INPUT RECEIVERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09805909
|
Filing Dt:
|
03/15/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
MONOTONIC DYNAMIC STATIC PSEUDO-NMOS LOGIC CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2005
|
Application #:
|
09805911
|
Filing Dt:
|
03/15/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
USE OF ATOMIC OXYGEN PROCESS FOR IMPROVED BARRIER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
09805914
|
Filing Dt:
|
03/15/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
SELF-ALIGNED MRAM CONTACT AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09805915
|
Filing Dt:
|
03/15/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
UNDERFILL APPLICATIONS USING FILM TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
09805916
|
Filing Dt:
|
03/15/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
Method of forming self-aligned, trenchless magnetoresistive random-access memory (MRAM) structure with sidewall containment of MRAM structure
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09805933
|
Filing Dt:
|
03/15/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
BALANCED SENSE AMPLIFIER CONTROL FOR OPEN DIGIT LINE ARCHITECTURE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2004
|
Application #:
|
09808114
|
Filing Dt:
|
03/15/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
TECHNIQUE TO MITIGATE SHORT CHANNEL EFFECTS WITH VERTICAL GATE TRANSISTOR WITH DIFFERENT GATE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09808139
|
Filing Dt:
|
03/15/2001
|
Title:
|
CLOCKED DIFFERENTIAL CASCODE VOLTAGE SWITCH WITH PASS GATE LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
09808140
|
Filing Dt:
|
03/15/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR MEASURING ON-CHIP POWER SUPPLY INTEGRITY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09808249
|
Filing Dt:
|
03/14/2001
|
Title:
|
CASCADE-BOOTED PROGRAMMING VOLTAGE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
09808261
|
Filing Dt:
|
03/14/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
METHOD TO FABRICATE SURFACE P-CHANNEL CMOS
|
|