skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:047243/0001   Pages: 959
Recorded: 08/23/2018
Attorney Dkt #:4816.238
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
01/07/2003
Application #:
10007571
Filing Dt:
11/07/2001
Publication #:
Pub Dt:
04/11/2002
Title:
DIE ARCHITECTURE ACCOMMODATING HIGH-SPEED SEMICONDUCTOR DEVICES
2
Patent #:
Issue Dt:
01/18/2005
Application #:
10007672
Filing Dt:
12/10/2001
Publication #:
Pub Dt:
06/12/2003
Title:
COAXIAL RADIO FREQUENCY ADAPTER AND METHOD
3
Patent #:
Issue Dt:
11/09/2004
Application #:
10007871
Filing Dt:
11/13/2001
Publication #:
Pub Dt:
07/11/2002
Title:
METHOD OF SCALING DIGITAL CIRCUITS AND CONTROLLING THE TIMING RELATIONSHIP BETWEEN DIGITAL CIRCUITS
4
Patent #:
Issue Dt:
06/17/2003
Application #:
10008108
Filing Dt:
11/13/2001
Publication #:
Pub Dt:
04/11/2002
Title:
APPARATUS FOR EXPOSING SEMICONDUCTOR WAFERS IN A MANNER THAT PROMOTES RADIAL PROCESSING UNIFORMITY
5
Patent #:
Issue Dt:
11/02/2004
Application #:
10008136
Filing Dt:
11/07/2001
Publication #:
Pub Dt:
05/08/2003
Title:
OZONE TREATMENT OF A GROUND SEMICONDUCTOR DIE TO IMPROVE ADHESIVE BONDING TO A SUBSTRATE
6
Patent #:
Issue Dt:
11/04/2003
Application #:
10008409
Filing Dt:
11/13/2001
Publication #:
Pub Dt:
04/04/2002
Title:
TIMING FUSE METHOD FOR DELAYING SIGNALS IN A MEMORY DEVICE
7
Patent #:
Issue Dt:
05/06/2003
Application #:
10008540
Filing Dt:
11/07/2001
Publication #:
Pub Dt:
07/11/2002
Title:
VOLTAGE REGULATOR FOR LOW-CONSUMPTION CIRCUITS
8
Patent #:
Issue Dt:
07/22/2003
Application #:
10008652
Filing Dt:
11/09/2001
Publication #:
Pub Dt:
04/11/2002
Title:
SEMICONDUCTOR RAISED SOURCE-DRAIN STRUCTURE
9
Patent #:
Issue Dt:
10/03/2006
Application #:
10008653
Filing Dt:
11/09/2001
Publication #:
Pub Dt:
04/18/2002
Title:
SEMICONDUCTOR RAISED SOURCE-DRAIN STRUCTURE
10
Patent #:
Issue Dt:
07/22/2003
Application #:
10008655
Filing Dt:
11/09/2001
Publication #:
Pub Dt:
05/09/2002
Title:
SEMICONDUCTOR RAISED SOURCE-DRAIN STRUCTURE
11
Patent #:
Issue Dt:
07/29/2003
Application #:
10008843
Filing Dt:
11/13/2001
Publication #:
Pub Dt:
04/18/2002
Title:
BALL GRID ARRAY CHIP PACKAGES HAVING IMPROVED TESTING AND STACKING CHARACTERISTICS
12
Patent #:
Issue Dt:
07/16/2002
Application #:
10008891
Filing Dt:
11/13/2001
Title:
BALL GRID ARRAY CHIP PACKAGES HAVING IMPROVED TESTING AND STACKING CHARACTERISTICS
13
Patent #:
Issue Dt:
10/21/2003
Application #:
10008900
Filing Dt:
12/05/2001
Publication #:
Pub Dt:
06/05/2003
Title:
SEMICONDUCTOR DEVICE WITH ELECTRICALLY COUPLED SPIRAL INDUCTORS
14
Patent #:
Issue Dt:
02/15/2005
Application #:
10008922
Filing Dt:
12/07/2001
Publication #:
Pub Dt:
06/12/2003
Title:
1 X N FANOUT WAVEGUIDE PHOTODETECTOR
15
Patent #:
Issue Dt:
03/16/2004
Application #:
10010022
Filing Dt:
12/06/2001
Publication #:
Pub Dt:
04/04/2002
Title:
USE OF RESIDUAL ORGANIC COMPOUNDS TO FACILITATE GATE BREAK ON A CARRIER SUBSTRATE FOR A SEMICONDUCTOR DEVICE
16
Patent #:
Issue Dt:
06/08/2004
Application #:
10010025
Filing Dt:
12/06/2001
Publication #:
Pub Dt:
05/09/2002
Title:
TRANSISTOR WITH NITROGEN-HARDENED GATE OXIDE
17
Patent #:
Issue Dt:
09/30/2003
Application #:
10010113
Filing Dt:
11/13/2001
Publication #:
Pub Dt:
05/02/2002
Title:
APPARATUS FOR ENCASING ARRAY PACKAGES
18
Patent #:
Issue Dt:
06/03/2003
Application #:
10010760
Filing Dt:
11/30/2001
Publication #:
Pub Dt:
08/01/2002
Title:
INPUT-OUTPUT BUFFER CIRCUIT AND METHOD FOR AVOIDING INADVERTENT CONDUCTION OF A PULL-UP TRANSISTOR
19
Patent #:
Issue Dt:
09/23/2003
Application #:
10010820
Filing Dt:
12/06/2001
Publication #:
Pub Dt:
06/12/2003
Title:
CMOS OUTPUT DRIVER FOR SEMICONDUCTOR DEVICE AND RELATED METHOD FOR IMPROVING LATCH-UP IMMUNITY IN A CMOS OUTPUT DRIVER
20
Patent #:
Issue Dt:
09/10/2002
Application #:
10011196
Filing Dt:
11/13/2001
Title:
BALL GRID ARRAY CHIP PACKAGES HAVING IMPROVED TESTING AND STACKING CHARACTERISTICS
21
Patent #:
Issue Dt:
01/18/2005
Application #:
10011212
Filing Dt:
10/09/2001
Publication #:
Pub Dt:
04/10/2003
Title:
METHODS OF PROVIDING AN INTERLEVEL DIELECTRIC LAYER INTERMEDIATE DIFFERENT ELEVATION CONDUCTIVE METAL LAYERS IN THE FABRICATION OF INTEGRATED CIRCUITRY
22
Patent #:
Issue Dt:
05/25/2004
Application #:
10011525
Filing Dt:
11/05/2001
Publication #:
Pub Dt:
04/11/2002
Title:
CAVITY BALL GRID ARRAY APPARATUS HAVING IMPROVED INDUCTANCE CHARACTERISTICS
23
Patent #:
Issue Dt:
06/14/2005
Application #:
10011686
Filing Dt:
11/13/2001
Publication #:
Pub Dt:
04/25/2002
Title:
BALL GRID ARRAY UTILIZING SOLDER BALLS HAVING A CORE MATERIAL COVERED BY A METAL LAYER
24
Patent #:
Issue Dt:
04/19/2005
Application #:
10012665
Filing Dt:
10/30/2001
Publication #:
Pub Dt:
06/20/2002
Title:
AMMONIA GAS PASSIVATION ON NITRIDE ENCAPSULATED DEVICES
25
Patent #:
Issue Dt:
06/10/2003
Application #:
10012808
Filing Dt:
11/13/2001
Publication #:
Pub Dt:
04/11/2002
Title:
CHEMICAL MECHANICAL PLANARIZATION OF CONDUCTIVE MATERIAL
26
Patent #:
Issue Dt:
05/13/2003
Application #:
10013090
Filing Dt:
12/07/2001
Publication #:
Pub Dt:
05/02/2002
Title:
INTERCONNECTION COMPONENT FOR FACILITATING TESTING OF PACKAGED INTEGRATED CIRCUITS
27
Patent #:
Issue Dt:
09/27/2005
Application #:
10013322
Filing Dt:
11/13/2001
Publication #:
Pub Dt:
08/29/2002
Title:
USE OF DILUTE STEAM AMBIENT FOR IMPROVEMENT OF FLASH DEVICES
28
Patent #:
Issue Dt:
07/18/2006
Application #:
10013333
Filing Dt:
12/06/2001
Title:
METHOD AND APPARATUS FOR CONTROLLING PLANARIZING CHARACTERISTICS IN MECHANICAL AND CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC SUBSTRATES
29
Patent #:
Issue Dt:
09/30/2003
Application #:
10014013
Filing Dt:
11/05/2001
Publication #:
Pub Dt:
05/08/2003
Title:
PREDECODE COLUMN ARCHITECTURE AND METHOD
30
Patent #:
Issue Dt:
03/23/2004
Application #:
10015337
Filing Dt:
12/11/2001
Publication #:
Pub Dt:
04/11/2002
Title:
INTERCONNECTIONS FOR A SEMICONDUCTOR DEVICE AND METHOD FOR FORMING SAME
31
Patent #:
Issue Dt:
10/19/2004
Application #:
10015811
Filing Dt:
11/02/2001
Publication #:
Pub Dt:
06/27/2002
Title:
ELECTRICAL CONTACT FOR HIGH DIELECTRIC CONSTANT CAPACITORS AND METHOD FOR FABRICATING THE SAME
32
Patent #:
Issue Dt:
04/08/2003
Application #:
10016513
Filing Dt:
12/10/2001
Title:
INPUT BUFFER AND METHOD FOR VOLTAGE LEVEL DETECTION
33
Patent #:
Issue Dt:
10/21/2003
Application #:
10016538
Filing Dt:
12/12/2001
Publication #:
Pub Dt:
04/18/2002
Title:
SEMICONDUCTOR PROCESSING METHODS OF FORMING A PLURALITY OF CAPACITORS ON A SUBSTRATE, BIT LINE CONTACTS AND METHOD OF FORMING BIT LINE CONTACTS
34
Patent #:
Issue Dt:
01/21/2003
Application #:
10016721
Filing Dt:
10/29/2001
Publication #:
Pub Dt:
06/20/2002
Title:
METHOD FOR GENERATING MEMORY ADDRESSES FOR ACCESSING MEMORY-CELL ARRAYS IN MEMORY DEVICES
35
Patent #:
Issue Dt:
12/23/2003
Application #:
10017502
Filing Dt:
12/14/2001
Publication #:
Pub Dt:
10/17/2002
Title:
PROGRAMMING METHOD FOR A MULTILEVEL MEMORY CELL
36
Patent #:
Issue Dt:
04/08/2003
Application #:
10017515
Filing Dt:
12/11/2001
Publication #:
Pub Dt:
06/13/2002
Title:
DIE ARCHITECTURE ACCOMMODATING HIGH-SPEED SEMICONDUCTOR DEVICES
37
Patent #:
Issue Dt:
12/31/2002
Application #:
10017517
Filing Dt:
12/11/2001
Publication #:
Pub Dt:
06/20/2002
Title:
DIE ARCHITECTURE ACCOMMODATING HIGH-SPEED SEMICONDUCTOR DEVICES
38
Patent #:
Issue Dt:
11/11/2003
Application #:
10017557
Filing Dt:
12/14/2001
Publication #:
Pub Dt:
08/29/2002
Title:
INTEGRATED CIRCUITRY AND METHODS OF FORMING CIRCUITRY
39
Patent #:
Issue Dt:
09/02/2003
Application #:
10017657
Filing Dt:
12/12/2001
Publication #:
Pub Dt:
06/12/2003
Title:
FLASH MEMORY HAVING SEPARATE READ AND WRITE PATHS
40
Patent #:
Issue Dt:
09/21/2004
Application #:
10017664
Filing Dt:
12/12/2001
Publication #:
Pub Dt:
06/12/2003
Title:
FLASH ARRAY IMPLEMENTATION WITH LOCAL AND GLOBAL BIT LINES
41
Patent #:
Issue Dt:
09/16/2003
Application #:
10019771
Filing Dt:
12/27/2001
Title:
VOLTAGE PRODUCTION CIRCUIT
42
Patent #:
Issue Dt:
05/10/2005
Application #:
10020352
Filing Dt:
12/12/2001
Publication #:
Pub Dt:
04/18/2002
Title:
METHOD OF SELECTIVELY ADJUSTING SURFACE TENSION OF SOLDERMASK MATERIAL
43
Patent #:
Issue Dt:
04/08/2003
Application #:
10020371
Filing Dt:
12/12/2001
Title:
ROM EMBEDDED DRAM WITH BIAS SENSING
44
Patent #:
Issue Dt:
01/29/2008
Application #:
10020447
Filing Dt:
12/18/2001
Publication #:
Pub Dt:
06/19/2003
Title:
LOOK-AHEAD CARRY ADDER CIRCUIT
45
Patent #:
Issue Dt:
03/04/2003
Application #:
10021555
Filing Dt:
12/12/2001
Publication #:
Pub Dt:
08/15/2002
Title:
APPARATUS AND METHOD FOR RETAINING A CIRCUIT BOARD
46
Patent #:
Issue Dt:
10/29/2002
Application #:
10021870
Filing Dt:
12/17/2001
Publication #:
Pub Dt:
05/09/2002
Title:
LOW POWER SUPPLY CMOS DIFFERENTIAL AMPLIFIER TOPOLOGY
47
Patent #:
Issue Dt:
02/18/2003
Application #:
10022036
Filing Dt:
12/13/2001
Title:
SYSTEM AND METHOD FOR INHIBITING IMPRINTING OF CAPACITOR STRUCTURES OF A MEMORY
48
Patent #:
Issue Dt:
06/01/2004
Application #:
10022721
Filing Dt:
12/20/2001
Publication #:
Pub Dt:
06/26/2003
Title:
METHOD OF IMPROVING SURFACE PLANARITY PRIOR TO MRAM BIT MATERIAL DEPOSITION
49
Patent #:
Issue Dt:
03/29/2005
Application #:
10022722
Filing Dt:
12/20/2001
Publication #:
Pub Dt:
06/26/2003
Title:
PROGRAMMABLE CONDUCTOR RANDOM ACCESS MEMORY AND A METHOD FOR WRITING THERETO
50
Patent #:
Issue Dt:
05/21/2002
Application #:
10023036
Filing Dt:
12/19/2001
Title:
SEMICONDUCTOR COMPONENT HAVING SELECTED TERMINAL CONTACTS WITH MULTIPLE ELECTRICAL PATHS
51
Patent #:
Issue Dt:
04/10/2007
Application #:
10023049
Filing Dt:
12/20/2001
Publication #:
Pub Dt:
06/26/2003
Title:
SEMICONDUCTOR PACKAGE HAVING SUBSTRATE WITH MULTI-LAYER METAL BUMPS
52
Patent #:
Issue Dt:
01/04/2005
Application #:
10023280
Filing Dt:
12/14/2001
Publication #:
Pub Dt:
06/19/2003
Title:
APPARATUS AND METHOD FOR PARALLEL PROGRAMMING OF ANTIFUSES
53
Patent #:
Issue Dt:
02/18/2003
Application #:
10024256
Filing Dt:
12/17/2001
Publication #:
Pub Dt:
06/06/2002
Title:
LOCAL INTERCONNECT STRUCTURES AND METHODS FOR MAKING THE SAME
54
Patent #:
Issue Dt:
12/06/2005
Application #:
10025395
Filing Dt:
12/19/2001
Publication #:
Pub Dt:
06/19/2003
Title:
BUILT-IN SELF REPAIR FOR AN INTEGRATED CIRCUIT
55
Patent #:
Issue Dt:
05/31/2005
Application #:
10027315
Filing Dt:
12/20/2001
Publication #:
Pub Dt:
06/26/2003
Title:
LOW-TEMPERATURE GROWN HIGH-QUALITY ULTRA-THIN PRASEODYMIUM GATE DIELECTRICS
56
Patent #:
Issue Dt:
05/24/2005
Application #:
10027951
Filing Dt:
12/19/2001
Publication #:
Pub Dt:
05/02/2002
Title:
METHOD OF REDUCING WATER SPOTTING AND OXIDE GROWTH ON A SEMICONDUCTOR STRUCTURE
57
Patent #:
Issue Dt:
11/07/2006
Application #:
10028001
Filing Dt:
12/20/2001
Publication #:
Pub Dt:
03/06/2003
Title:
PROGRAMMABLE ARRAY LOGIC OR MEMORY WITH P-CHANNEL DEVICES AND ASYMMETRICAL TUNNEL BARRIERS
58
Patent #:
Issue Dt:
04/26/2005
Application #:
10028040
Filing Dt:
12/21/2001
Publication #:
Pub Dt:
06/26/2003
Title:
METHODS FOR PLANARIZATION OF GROUP VIII METAL-CONTAINING SURFACES USING COMPLEXING AGENTS
59
Patent #:
Issue Dt:
11/18/2003
Application #:
10028454
Filing Dt:
12/20/2001
Publication #:
Pub Dt:
06/06/2002
Title:
PROCESS FOR FABRICATING FILMS OF UNIFORM PROPERTIES ON SEMICONDUCTOR DEVICES
60
Patent #:
Issue Dt:
06/10/2003
Application #:
10028472
Filing Dt:
12/19/2001
Publication #:
Pub Dt:
06/19/2003
Title:
METHOD AND APPARATUS FOR CONTROLLING ACCESS TO MOBILE DEVICES
61
Patent #:
Issue Dt:
10/17/2006
Application #:
10028616
Filing Dt:
12/21/2001
Publication #:
Pub Dt:
06/26/2003
Title:
METHODS FOR PLANARIZATION OF GROUP VIII METAL-CONTAINING SURFACES USING A FIXED ABRASIVE ARTICLE
62
Patent #:
Issue Dt:
10/11/2005
Application #:
10028643
Filing Dt:
12/20/2001
Publication #:
Pub Dt:
06/26/2003
Title:
LOW-TEMPERATURE GROWN HIGH QUALITY ULTRA-THIN COTIO3 GATE DIELECTRICS
63
Patent #:
Issue Dt:
07/29/2003
Application #:
10029573
Filing Dt:
12/20/2001
Publication #:
Pub Dt:
05/30/2002
Title:
METHODS OF FORMING TRANSISTORS AND SEMICONDUCTOR PROCESSING METHODS OF FORMING TRANSISTOR GATES
64
Patent #:
Issue Dt:
03/09/2004
Application #:
10032115
Filing Dt:
12/21/2001
Publication #:
Pub Dt:
06/26/2003
Title:
UNDERFILL PROCESS FOR FLIP-CHIP DEVICE
65
Patent #:
Issue Dt:
11/25/2003
Application #:
10032129
Filing Dt:
12/31/2001
Publication #:
Pub Dt:
05/16/2002
Title:
METHOD FOR MOLDING SEMICONDUCTOR COMPONENTS
66
Patent #:
Issue Dt:
11/04/2003
Application #:
10032277
Filing Dt:
12/21/2001
Publication #:
Pub Dt:
01/16/2003
Title:
VOLTAGE AND TEMPERATURE COMPENSATED PULSE GENERATOR
67
Patent #:
Issue Dt:
06/24/2003
Application #:
10032375
Filing Dt:
12/21/2001
Publication #:
Pub Dt:
11/21/2002
Title:
SUPPLY NOISE REDUCTION IN MEMORY DEVICE COLUMN SELECTION
68
Patent #:
Issue Dt:
02/25/2003
Application #:
10032643
Filing Dt:
12/28/2001
Publication #:
Pub Dt:
07/18/2002
Title:
DEVICE AND METHOD FOR REDUCING STANDBY CURRENT IN A MEMORY DEVICE BY DISCONNECTING BIT LINE LOAD DEVICES IN UNUSED COLUMNS OF THE MEMORY DEVICE FROM A SUPPLY VOLTAGE
69
Patent #:
Issue Dt:
03/11/2003
Application #:
10032655
Filing Dt:
10/28/2001
Publication #:
Pub Dt:
05/02/2002
Title:
CHEMICAL VAPOR DEPOSITION PROCESS FOR DEPOSITING TITANIUM NITRIDE FILMS FROM AN ORGANO-METALLIC COMPOUND
70
Patent #:
Issue Dt:
04/29/2003
Application #:
10032730
Filing Dt:
12/28/2001
Publication #:
Pub Dt:
06/06/2002
Title:
METHODS OF FABRICATING BURIED DIGIT LINES
71
Patent #:
Issue Dt:
08/17/2004
Application #:
10032877
Filing Dt:
10/24/2001
Publication #:
Pub Dt:
09/11/2003
Title:
FILL PATTERN GENERATION FOR SPIN-ON GLASS AND RELATED SELF-PLANARIZATION DEPOSITION
72
Patent #:
Issue Dt:
07/19/2005
Application #:
10033233
Filing Dt:
12/28/2001
Publication #:
Pub Dt:
05/02/2002
Title:
METHOD OF MAKING CHIP PACKAGE WITH GREASE HEAT SINK
73
Patent #:
Issue Dt:
06/15/2004
Application #:
10033340
Filing Dt:
12/26/2001
Publication #:
Pub Dt:
06/26/2003
Title:
MULTI-SUBSTRATE MICROELECTRONIC PACKAGES AND METHODS FOR MANUFACTURE
74
Patent #:
Issue Dt:
04/29/2003
Application #:
10033428
Filing Dt:
12/27/2001
Publication #:
Pub Dt:
05/02/2002
Title:
FIELD EFFECT TRANSISTORS
75
Patent #:
Issue Dt:
12/28/2004
Application #:
10033656
Filing Dt:
12/27/2001
Publication #:
Pub Dt:
08/08/2002
Title:
LOW DIELECTRIC CONSTANT MATERIAL FOR INTEGRATED CIRCUIT FABRICATION
76
Patent #:
Issue Dt:
11/18/2003
Application #:
10033711
Filing Dt:
12/28/2001
Publication #:
Pub Dt:
10/24/2002
Title:
GENERATOR CIRCUIT FOR VOLTAGE RAMPS AND CORRESPONDING VOLTAGE GENERATION METHOD
77
Patent #:
Issue Dt:
10/03/2006
Application #:
10034236
Filing Dt:
12/28/2001
Publication #:
Pub Dt:
06/27/2002
Title:
METHOD OF MAKING A CONTACT STRUCTURE
78
Patent #:
Issue Dt:
02/17/2004
Application #:
10034778
Filing Dt:
12/27/2001
Publication #:
Pub Dt:
05/02/2002
Title:
METHOD AND DEVICE TO REDUCE GATE-INDUCED DRAIN LEAKAGE (GIDL) CURRENT IN THIN GATE OXIDE MOSFETS
79
Patent #:
Issue Dt:
03/22/2005
Application #:
10034924
Filing Dt:
12/26/2001
Title:
METHOD AND APPARATUS FOR SUPPORTING MICROELECTRONIC SUBSTRATES
80
Patent #:
Issue Dt:
03/02/2004
Application #:
10035006
Filing Dt:
12/27/2001
Publication #:
Pub Dt:
10/17/2002
Title:
MULTI-EMITTER BIPOLAR TRANSISTOR FOR BANDGAP REFERENCE CIRCUITS
81
Patent #:
Issue Dt:
12/27/2005
Application #:
10035078
Filing Dt:
12/28/2001
Publication #:
Pub Dt:
05/16/2002
Title:
LOC SEMICONDUCTOR ASSEMBLED WITH ROOM TEMPRATURE ADHESIVE
82
Patent #:
Issue Dt:
06/21/2005
Application #:
10035197
Filing Dt:
01/04/2002
Publication #:
Pub Dt:
07/10/2003
Title:
PCRAM REWRITE PREVENTION
83
Patent #:
Issue Dt:
11/26/2002
Application #:
10035543
Filing Dt:
12/28/2001
Publication #:
Pub Dt:
06/13/2002
Title:
METHOD AND APPARATUS FOR MECHANICAL AND CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC SUBSTRATES WITH METAL COMPOUND ABRASIVES
84
Patent #:
Issue Dt:
04/03/2007
Application #:
10035828
Filing Dt:
12/28/2001
Title:
METHOD AND APPARATUS FOR ENDPOINTING MECHANICAL AND CHEMICAL-MECHANICAL POLISHING OF SUBSTRATES
85
Patent #:
Issue Dt:
12/02/2003
Application #:
10035909
Filing Dt:
12/19/2001
Publication #:
Pub Dt:
08/29/2002
Title:
METHOD FOR STORING DATA IN A NONVOLATILE MEMORY
86
Patent #:
Issue Dt:
02/03/2004
Application #:
10036337
Filing Dt:
12/19/2001
Publication #:
Pub Dt:
08/08/2002
Title:
METHOD OF PROGRAMMING A PLURALITY OF MEMORY CELLS CONNECTED IN PARALLEL, AND A PROGRAMMING CIRCUIT THEREFOR
87
Patent #:
Issue Dt:
02/03/2004
Application #:
10036751
Filing Dt:
12/21/2001
Publication #:
Pub Dt:
11/21/2002
Title:
SENSING SCHEME FOR LOW-VOLTAGE FLASH MEMORY
88
Patent #:
Issue Dt:
09/09/2003
Application #:
10036772
Filing Dt:
12/21/2001
Publication #:
Pub Dt:
06/26/2003
Title:
MEMORY MODULE WITH TEST MODE
89
Patent #:
Issue Dt:
06/01/2004
Application #:
10037081
Filing Dt:
11/09/2001
Publication #:
Pub Dt:
05/15/2003
Title:
METHODS OF FABRICATING GATE AND STORAGE DIELECTRIC STACKS HAVING SILICON-RICH-NITRIDE
90
Patent #:
Issue Dt:
06/01/2004
Application #:
10037205
Filing Dt:
01/04/2002
Publication #:
Pub Dt:
05/16/2002
Title:
USE OF A REFERENCE FIDUCIAL ON A SEMICONDUCTOR PACKAGE TO MONITOR AND CONTROL A SINGULATION METHOD
91
Patent #:
Issue Dt:
09/23/2003
Application #:
10037562
Filing Dt:
01/07/2002
Title:
METHOD AND SYSTEM FOR WAFER LEVEL TESTING AND BURNING-IN SEMICONDUCTOR COMPONENTS
92
Patent #:
Issue Dt:
08/12/2003
Application #:
10037948
Filing Dt:
01/04/2002
Publication #:
Pub Dt:
07/10/2003
Title:
UNIVERSAL MEMORY MODULE/PCB STORAGE, TRANSPORT, AUTOMATION HANDLING TRAY
93
Patent #:
Issue Dt:
03/25/2003
Application #:
10038222
Filing Dt:
10/19/2001
Publication #:
Pub Dt:
05/16/2002
Title:
METHOD OF ATTACHING A SEMICONDUCTOR CHIP TO A LEADFRAME WITH A FOOTPRINT OF ABOUT THE SAME SIZE AS THE CHIP AND PACKAGES FORMED THEREBY
94
Patent #:
Issue Dt:
05/06/2003
Application #:
10038411
Filing Dt:
01/03/2002
Title:
RECEIVING CALLER IDENTIFICATION INFORMATION WITH A TELECOMMUNICATIONS DEVICE FOR THE DEAF
95
Patent #:
Issue Dt:
08/12/2003
Application #:
10038499
Filing Dt:
01/02/2002
Publication #:
Pub Dt:
07/03/2003
Title:
CHARGE PUMP RIPPLE REDUCTION
96
Patent #:
Issue Dt:
09/18/2007
Application #:
10038917
Filing Dt:
01/03/2002
Publication #:
Pub Dt:
07/03/2003
Title:
PROPERTY MANAGEMENT SYSTEM PROTOCOL AUTO-DETECTION
97
Patent #:
Issue Dt:
01/09/2007
Application #:
10038956
Filing Dt:
01/02/2002
Publication #:
Pub Dt:
07/03/2003
Title:
SYNCHRONIZING DATA OR SIGNAL TRANSFER ACROSS CLOCKED LOGIC DOMAINS
98
Patent #:
Issue Dt:
02/11/2003
Application #:
10039085
Filing Dt:
01/04/2002
Publication #:
Pub Dt:
05/30/2002
Title:
MEMORY UNIT AND METHOD OF ASSEMBLING A COMPUTER
99
Patent #:
Issue Dt:
01/13/2004
Application #:
10039095
Filing Dt:
01/02/2002
Publication #:
Pub Dt:
07/03/2003
Title:
MATERIAL DEPOSITION FROM A LIQUEFIED GAS SOLUTION
100
Patent #:
Issue Dt:
07/29/2003
Application #:
10039456
Filing Dt:
12/31/2001
Publication #:
Pub Dt:
05/16/2002
Title:
A STRUCTURE TO REDUCE LINE-LINE CAPACITANCE WITH LOW-K MATERIAL
Assignor
1
Exec Dt:
06/29/2018
Assignee
1
8000 S. FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
ONE MARKET, SPEAR TOWER, SUITE 3300
SAN FRANCISCO, CA 94105

Search Results as of: 05/14/2024 05:02 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT