|
|
Patent #:
|
|
Issue Dt:
|
06/15/2004
|
Application #:
|
10355538
|
Filing Dt:
|
01/30/2003
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
METHODS OF FORMING CONDUCTIVE INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10355667
|
Filing Dt:
|
01/31/2003
|
Publication #:
|
|
Pub Dt:
|
09/25/2003
| | | | |
Title:
|
COMPOUND STRUCTURE FOR REDUCED CONTACT RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2004
|
Application #:
|
10355678
|
Filing Dt:
|
01/30/2003
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS, AND METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10355713
|
Filing Dt:
|
01/31/2003
|
Publication #:
|
|
Pub Dt:
|
07/24/2003
| | | | |
Title:
|
DOPED ALUMINUM OXIDE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10356351
|
Filing Dt:
|
01/30/2003
|
Publication #:
|
|
Pub Dt:
|
10/02/2003
| | | | |
Title:
|
MANUFACTURING PROCESS OF AN INTERPOLY DIELECTRIC STRUCTURE FOR NON-VOLATILE SEMICONDUCTOR INTEGRATED MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
10356981
|
Filing Dt:
|
01/30/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
INSITU POST ATOMIC LAYER DEPOSITION DESTRUCTION OF ACTIVE SPECIES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2005
|
Application #:
|
10357349
|
Filing Dt:
|
02/04/2003
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
WIDE DYNAMIC RANGE FUSION USING MEMORY LOOK-UP
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
10357587
|
Filing Dt:
|
02/03/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
UNDERFILL COMPOUNDS INCLUDING ELECTRICALLY CHARGED FILLER ELEMENTS, MICROELECTRONIC DEVICES HAVING UNDERFILL COMPOUNDS INCLUDING ELECTRICALLY CHARGED FILLER ELEMENTS, AND METHODS OF UNDERFILLING MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
10357631
|
Filing Dt:
|
02/03/2003
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
Title:
|
AUTOMATED METHOD OF ATTACHING FLIP CHIP DEVICES TO A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
10357647
|
Filing Dt:
|
02/04/2003
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
SYSTEM AND METHOD FOR IMPROVING SIGNAL PROPAGATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2007
|
Application #:
|
10357779
|
Filing Dt:
|
02/04/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
ROM REDUNDANCY IN ROM EMBEDDED DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
10357812
|
Filing Dt:
|
02/04/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
METHOD OF ELIMINATING RESIDUAL CARBON FROM FLOWABLE OXIDE FILL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10357825
|
Filing Dt:
|
02/03/2003
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
Title:
|
METHOD OF LOCATING CONDUCTIVE SPHERES UTILIZING SCREEN AND HOPPER OF SOLDER BALLS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2005
|
Application #:
|
10357862
|
Filing Dt:
|
02/03/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
DETECTION CIRCUIT FOR MIXED ASYNCHRONOUS AND SYNCHRONOUS MEMORY OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2007
|
Application #:
|
10358275
|
Filing Dt:
|
02/05/2003
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
10358572
|
Filing Dt:
|
02/05/2003
|
Publication #:
|
|
Pub Dt:
|
07/31/2003
| | | | |
Title:
|
ASSEMBLY AND METHOD FOR MODIFIED BUS BAR WITH KAPTON¿ TAPE OR INSULATIVE MATERIAL ON LOC PACKAGED PART
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
10358628
|
Filing Dt:
|
02/04/2003
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
Title:
|
BALL GRID ARRAY CHIP PACKAGES HAVING IMPROVED TESTING AND STACKING CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2004
|
Application #:
|
10358629
|
Filing Dt:
|
02/04/2003
|
Publication #:
|
|
Pub Dt:
|
07/31/2003
| | | | |
Title:
|
METHODS FOR FABRICATING RESIDUE-FREE CONTACT OPENINGS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
10358630
|
Filing Dt:
|
02/04/2003
|
Publication #:
|
|
Pub Dt:
|
07/03/2003
| | | | |
Title:
|
METHOD OF ATTACHING SOLDER BALLS TO BGA PACKAGE UTILIZING A TOOL TO PICK AND DIP THE SOLDER BALL IN FLUX
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
10358728
|
Filing Dt:
|
02/04/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
METHODS OF FORMING CONDUCTIVE CONNECTIONS, AND METHODS OF FORMING NANOFEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2005
|
Application #:
|
10358764
|
Filing Dt:
|
02/04/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
METHOD OF FORMING A TA2O5 COMPRISING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
10358810
|
Filing Dt:
|
02/05/2003
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
METHODS OF FORMING A BALL GRID ARRAY INCLUDING A NON-CONDUCTIVE POLYMER CORE AND A SILVER OR SILVER ALLOY OUTER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
10359778
|
Filing Dt:
|
02/07/2003
|
Publication #:
|
|
Pub Dt:
|
07/24/2003
| | | | |
Title:
|
MEMORY UNIT, A METHOD OF ASSEMBLING A MEMORY UNIT, A METHOD OF RECONFIGURING A SYSTEM, AND A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
10360840
|
Filing Dt:
|
02/07/2003
|
Publication #:
|
|
Pub Dt:
|
09/18/2003
| | | | |
Title:
|
DEVICE INTEGRATING A NONVOLATILE MEMORY ARRAY AND A VOLATILE MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
10360925
|
Filing Dt:
|
02/10/2003
|
Publication #:
|
|
Pub Dt:
|
08/21/2003
| | | | |
Title:
|
METHOD OF ALIGNMENT FOR BURIED STRUCTURES FORMED BY SURFACE TRANSFORMATION OF EMPTY SPACES IN SOLID STATE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
10361240
|
Filing Dt:
|
02/10/2003
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
APPARATUS FOR MODIFYING THE CONFIGURATION OF AN EXPOSED SURFACE OF A VISCOUS FLUID
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
10364046
|
Filing Dt:
|
02/10/2003
|
Title:
|
NON-VOLATILE RANDOM ACCESS MEMORY CELLS ASSOCIATED WITH THIN FILM CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2004
|
Application #:
|
10364211
|
Filing Dt:
|
02/10/2003
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
MEMORY DEVICES, AND ELECTRONIC SYSTEMS COMPRISING MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
10364213
|
Filing Dt:
|
02/10/2003
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
TFT-BASED RANDOM ACCESS MEMORY CELLS COMPRISING THYRISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10364271
|
Filing Dt:
|
02/10/2003
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
TRANSISTOR CONSTRUCTIONS AND ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
10364710
|
Filing Dt:
|
02/10/2003
|
Title:
|
NON-VOLATILE DEVICES, AND ELECTRONIC SYSTEMS COMPRISING NON-VOLATILE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
10364745
|
Filing Dt:
|
02/10/2003
|
Publication #:
|
|
Pub Dt:
|
07/03/2003
| | | | |
Title:
|
ON-BOARD TESTING CIRCUIT AND METHOD FOR IMPROVING TESTING OF INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
10365085
|
Filing Dt:
|
02/11/2003
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
REACTORS WITH ISOLATED GAS CONNECTORS AND METHODS FOR DEPOSITING MATERIALS ONTO MICRO-DEVICE WORKPIECES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
10365086
|
Filing Dt:
|
02/11/2003
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
APPARATUSES AND METHODS FOR CONDITIONING POLISHING PADS USED IN POLISHING MICRO-DEVICE WORKPIECES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2005
|
Application #:
|
10365091
|
Filing Dt:
|
02/11/2003
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
PACKAGED MICROELECTRONIC DEVICES AND METHODS FOR PACKAGING MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2004
|
Application #:
|
10365233
|
Filing Dt:
|
02/11/2003
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
Title:
|
CIRCUIT AND METHOD FOR REDUCING MEMORY IDLE CYCLES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10365414
|
Filing Dt:
|
02/11/2003
|
Publication #:
|
|
Pub Dt:
|
08/21/2003
| | | | |
Title:
|
METHODS OF FORMING SEMICONDUCTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
10365546
|
Filing Dt:
|
02/13/2003
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
Title:
|
SYSTEM FOR DISTRIBUTING CLOCK SIGNAL WITH A RISE RATE SUCH THAT SIGNALS APPEARING AT FIRST AND SECOND OUTPUT TERMINALS HAVE SUBSTANTIALLY NO SIGNAL SKEW
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
10365586
|
Filing Dt:
|
02/12/2003
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
BAND-GAP VOLTAGE REFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2004
|
Application #:
|
10365675
|
Filing Dt:
|
02/12/2003
|
Publication #:
|
|
Pub Dt:
|
04/08/2004
| | | | |
Title:
|
ULTRA-LOW CURRENT BAND-GAP REFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
10365874
|
Filing Dt:
|
02/13/2003
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
METHOD OF MAKING AN INTERPOSER WITH CONTACT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
10365886
|
Filing Dt:
|
02/12/2003
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
Title:
|
METHOD FOR CONDUCTING HEAT IN A FLIP-CHIP ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
10365925
|
Filing Dt:
|
02/13/2003
|
Publication #:
|
|
Pub Dt:
|
08/21/2003
| | | | |
Title:
|
PROTECTIVE LAYER FOR CORROSION PREVENTION DURING LITHOGRAPHY AND ETCH
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2006
|
Application #:
|
10365947
|
Filing Dt:
|
02/12/2003
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
MEMORY DEVICES AND ELECTRONIC SYSTEMS COMPRISING INTEGRATED BIPOLAR AND FET DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2008
|
Application #:
|
10365997
|
Filing Dt:
|
02/12/2003
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
SYSTEM AND METHOD FOR ANALYZING ELECTRICAL FAILURE DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
10365998
|
Filing Dt:
|
02/12/2003
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
SEMICONDUCTOR SUBSTRATE FOR BUILD-UP PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2005
|
Application #:
|
10366070
|
Filing Dt:
|
02/13/2003
|
Publication #:
|
|
Pub Dt:
|
08/21/2003
| | | | |
Title:
|
METHOD OF SUPPRESSING VOID FORMATION IN A METAL LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
10366213
|
Filing Dt:
|
02/13/2003
|
Publication #:
|
|
Pub Dt:
|
11/20/2003
| | | | |
Title:
|
PIPELINED BURST MEMORY ACCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2004
|
Application #:
|
10366292
|
Filing Dt:
|
02/13/2003
|
Title:
|
PULSED WRITE TECHNIQUES FOR MAGNETO-RESISTIVE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2007
|
Application #:
|
10366922
|
Filing Dt:
|
02/13/2003
|
Publication #:
|
|
Pub Dt:
|
07/03/2003
| | | | |
Title:
|
APPARATUS FOR MEASURING PARASITIC CAPACITANCE AND INDUCTANCE OF I/O LEADS ON AN ELECTRICAL COMPONENT USING A NETWORK ANALYZER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
10366943
|
Filing Dt:
|
02/14/2003
|
Publication #:
|
|
Pub Dt:
|
08/07/2003
| | | | |
Title:
|
METHOD FOR BUMPED DIE AND WIRE BONDED BOARD-ON-CHIP PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
10367014
|
Filing Dt:
|
02/14/2003
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
Title:
|
NON-VOLATILE MEMORY WITH TEST ROWS FOR DISTURB DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10367224
|
Filing Dt:
|
02/14/2003
|
Publication #:
|
|
Pub Dt:
|
07/03/2003
| | | | |
Title:
|
APPARATUS FOR SELECTIVE REMOVAL OF MATERIAL FROM WAFER ALIGNMENT MARKS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
10367490
|
Filing Dt:
|
02/13/2003
|
Publication #:
|
|
Pub Dt:
|
07/17/2003
| | | | |
Title:
|
APPARATUS FOR MEASURING PARASITIC CAPACITANCE AND INDUCTANCE OF I/O LEADS ON AN ELECTRICAL COMPONENT USING A NETWORK ANALYZER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
10367520
|
Filing Dt:
|
02/13/2003
|
Publication #:
|
|
Pub Dt:
|
02/26/2004
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
10367933
|
Filing Dt:
|
02/19/2003
|
Publication #:
|
|
Pub Dt:
|
08/07/2003
| | | | |
Title:
|
MEMORY DEVICE HAVING PROGRAMMABLE COLUMN SEGMENTATION TO INCREASE FLEXIBILITY IN BIT REPAIR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10368068
|
Filing Dt:
|
02/18/2003
|
Publication #:
|
|
Pub Dt:
|
08/14/2003
| | | | |
Title:
|
SRAM ARRAY WITH TEMPERATURE-COMPENSATED THRESHOLD VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
10368711
|
Filing Dt:
|
02/19/2003
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH LAYOUT MATCHED HIGH SPEED LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10368804
|
Filing Dt:
|
02/18/2003
|
Publication #:
|
|
Pub Dt:
|
08/19/2004
| | | | |
Title:
|
DIFFUSION BARRIER FOR IMPROVING THE THERMAL STABILITY OF MRAM DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10369013
|
Filing Dt:
|
02/19/2003
|
Publication #:
|
|
Pub Dt:
|
07/03/2003
| | | | |
Title:
|
INTEGRATED CIRCUIT WITH LAYOUT MATCHED HIGH SPEED LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
10369067
|
Filing Dt:
|
02/18/2003
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
Mold assembly for a package stack via bottom-leaded plastic (blp) packaging
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2007
|
Application #:
|
10369273
|
Filing Dt:
|
02/18/2003
|
Publication #:
|
|
Pub Dt:
|
08/14/2003
| | | | |
Title:
|
MANUFACTURE AND CLEANING OF A SEMICONDUCTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
10369277
|
Filing Dt:
|
02/18/2003
|
Publication #:
|
|
Pub Dt:
|
08/19/2004
| | | | |
Title:
|
INTEGRATED CIRCUITS WITH CONTEMPORANEOUSLY FORMED ARRAY ELECTRODES AND LOGIC INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2004
|
Application #:
|
10369786
|
Filing Dt:
|
02/18/2003
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
Title:
|
METHOD AND COMPOSITE FOR DECREASING CHARGE LEAKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
10369834
|
Filing Dt:
|
02/18/2003
|
Publication #:
|
|
Pub Dt:
|
07/03/2003
| | | | |
Title:
|
SENSE AMPLIFIER FOR REDUCTION OF ACCESS DEVICE LEAKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10369849
|
Filing Dt:
|
02/19/2003
|
Title:
|
STACKED MICROELECTRONIC DEVICES AND METHODS OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2003
|
Application #:
|
10369994
|
Filing Dt:
|
02/20/2003
|
Publication #:
|
|
Pub Dt:
|
07/17/2003
| | | | |
Title:
|
SYNCHRONOUS MIRROR DELAY WITH REDUCED DELAY LINE TAPS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2003
|
Application #:
|
10370636
|
Filing Dt:
|
02/20/2003
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
SYNCHRONOUS MIRROR DELAY WITH REDUCED DELAY LINE TAPS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
10370755
|
Filing Dt:
|
02/20/2003
|
Publication #:
|
|
Pub Dt:
|
08/26/2004
| | | | |
Title:
|
CHIP SCALE PACKAGE STRUCTURES AND METHOD OF FORMING CONDUCTIVE BUMPS THEREON
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2006
|
Application #:
|
10371221
|
Filing Dt:
|
02/21/2003
|
Publication #:
|
|
Pub Dt:
|
09/25/2003
| | | | |
Title:
|
METHOD OF WRITING A GROUP OF DATA BYTES IN A MEMORY AND MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
10371374
|
Filing Dt:
|
02/19/2003
|
Publication #:
|
|
Pub Dt:
|
07/03/2003
| | | | |
Title:
|
INPUT BUFFER AND METHOD FOR VOLTAGE LEVEL DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
10371672
|
Filing Dt:
|
02/21/2003
|
Publication #:
|
|
Pub Dt:
|
08/14/2003
| | | | |
Title:
|
PLASTIC LEAD FRAMES FOR SEMICONDUCTOR DEVICES, PACKAGES INCLUDING SAME, AND METHODS OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2005
|
Application #:
|
10371673
|
Filing Dt:
|
02/21/2003
|
Publication #:
|
|
Pub Dt:
|
08/14/2003
| | | | |
Title:
|
PLASTIC LEAD FRAMES FOR SEMICONDUCTOR DEVICES, PACKAGES INCLUDING SAME, AND METHODS OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2005
|
Application #:
|
10371695
|
Filing Dt:
|
02/20/2003
|
Publication #:
|
|
Pub Dt:
|
08/14/2003
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS COMPRISING MONOCRYSTALLINE SILICON TOGETHER WITH SEMICONDUCTIVE MATERIALS COMPRISING ELEMENTS OTHER THAN SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
10371861
|
Filing Dt:
|
02/21/2003
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
Title:
|
REMOVABLE MEMORY MEDIA WITH INTEGRAL INDICATOR LIGHT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
10371930
|
Filing Dt:
|
02/21/2003
|
Title:
|
AN IMAGE RESCUE SYSTEM INCLUDING DIRECT COMMUNICATION BETWEEN AN APPLICATION PROGRAM AND A DEVICE DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
10372196
|
Filing Dt:
|
02/25/2003
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
PROGRAMMABLE ELEMENT LATCH CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2005
|
Application #:
|
10372626
|
Filing Dt:
|
02/20/2003
|
Publication #:
|
|
Pub Dt:
|
10/23/2003
| | | | |
Title:
|
WORD LINE SELECTOR FOR A SEMICONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
10373115
|
Filing Dt:
|
02/24/2003
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
METHODS OF FABRICATING MULTILEVEL LEADFRAMES AND SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2004
|
Application #:
|
10373379
|
Filing Dt:
|
02/24/2003
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
FLASH MEMORY DEVICE AND METHOD OF ERASING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
10374181
|
Filing Dt:
|
02/25/2003
|
Publication #:
|
|
Pub Dt:
|
08/14/2003
| | | | |
Title:
|
TRANSISTOR AND METHOD OF MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
10374182
|
Filing Dt:
|
02/25/2003
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
HEAT SINK WITH ALIGNMENT AND RETAINING FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10374289
|
Filing Dt:
|
02/25/2003
|
Publication #:
|
|
Pub Dt:
|
02/26/2004
| | | | |
Title:
|
HIGH COUPLING FLOATING GATE TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2005
|
Application #:
|
10374376
|
Filing Dt:
|
02/25/2003
|
Publication #:
|
|
Pub Dt:
|
08/26/2004
| | | | |
Title:
|
LOW-VOLTAGE SENSE AMPLIFIER AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
10374449
|
Filing Dt:
|
02/25/2003
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
MICROELECTRONIC DEVICE ASSEMBLIES HAVING A SHIELDED INPUT AND METHODS FOR MANUFACTURING AND OPERATING SUCH MICROELECTRONIC DEVICE ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
10375427
|
Filing Dt:
|
02/27/2003
|
Publication #:
|
|
Pub Dt:
|
09/02/2004
| | | | |
Title:
|
INTEGRATED CIRCUIT DESIGN USING CHARGE PUMP MODELING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
10375477
|
Filing Dt:
|
02/26/2003
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
NON-VOLATILE MEMORY HAVING A CONTROL MINI-ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
10375613
|
Filing Dt:
|
02/26/2003
|
Publication #:
|
|
Pub Dt:
|
08/14/2003
| | | | |
Title:
|
SYNCHRONOUS FLASH MEMORY COMMAND SEQUENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2004
|
Application #:
|
10375768
|
Filing Dt:
|
02/26/2003
|
Publication #:
|
|
Pub Dt:
|
08/14/2003
| | | | |
Title:
|
SYNCHRONOUS FLASH MEMORY COMMAND SEQUENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10375783
|
Filing Dt:
|
02/26/2003
|
Publication #:
|
|
Pub Dt:
|
08/14/2003
| | | | |
Title:
|
ELECTROLESS DEPOSITION OF DOPED NOBLE METALS AND NOBLE METAL ALLOYS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2004
|
Application #:
|
10375978
|
Filing Dt:
|
02/27/2003
|
Publication #:
|
|
Pub Dt:
|
07/24/2003
| | | | |
Title:
|
REDUCED JITTER CLOCK GENERATOR CIRCUIT AND METHOD FOR APPLYING PROPERLY PHASED CLOCK SIGNALS TO CLOCKED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
10376106
|
Filing Dt:
|
02/26/2003
|
Publication #:
|
|
Pub Dt:
|
08/14/2003
| | | | |
Title:
|
SEMICONDUCTOR PROCESSING METHODS OF FORMING INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2004
|
Application #:
|
10376280
|
Filing Dt:
|
03/03/2003
|
Publication #:
|
|
Pub Dt:
|
12/04/2003
| | | | |
Title:
|
HIGH ASPECT RATIO FILL METHOD AND RESULTING STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2003
|
Application #:
|
10376557
|
Filing Dt:
|
02/27/2003
|
Title:
|
METHOD OF FORMING AN ARRAY OF FLASH FIELD EFFECT TRANSISTORS AND CIRCUITRY PERIPHERAL TO SUCH ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
10376730
|
Filing Dt:
|
02/28/2003
|
Publication #:
|
|
Pub Dt:
|
08/07/2003
| | | | |
Title:
|
ROM EMBEDDED DRAM WITH BIAS SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
10376768
|
Filing Dt:
|
02/28/2003
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
ROM EMBEDDED DRAM WITH BIAS SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
10376769
|
Filing Dt:
|
02/28/2003
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
ROM EMBEDDED DRAM WITH BIAS SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2005
|
Application #:
|
10376962
|
Filing Dt:
|
02/28/2003
|
Publication #:
|
|
Pub Dt:
|
07/24/2003
| | | | |
Title:
|
ROM EMBEDDED DRAM WITH BIAS SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2005
|
Application #:
|
10377495
|
Filing Dt:
|
02/27/2003
|
Publication #:
|
|
Pub Dt:
|
08/21/2003
| | | | |
Title:
|
Gas passivation on nitride encapsulated devices
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
10377552
|
Filing Dt:
|
02/27/2003
|
Publication #:
|
|
Pub Dt:
|
08/21/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR MARKING MICROELECTRONIC DIES AND MICROELECTRONIC DEVICES
|
|