USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Assignments on the Web > Patent Query

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	047243/0001			Pages:	959
		Recorded:	08/23/2018
Attorney Dkt #:	4816.238
Conveyance:	RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).

Total properties: 17987
Page 83 of 180
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180

Patent #:	7535047	Issue Dt:	05/19/2009	Application #:	10922582	Filing Dt:	08/20/2004
Publication #:	US20050017323	Pub Dt:	01/27/2005
Title:	SEMICODUCTOR DEVICE CONTAINING AN ULTRA THIN DIELECTRIC FILM OR DIELECTRIC LAYER

Patent #:	7247570	Issue Dt:	07/24/2007	Application #:	10922583	Filing Dt:	08/19/2004
Publication #:	US20060038259	Pub Dt:	02/23/2006
Title:	SILICON PILLARS FOR VERTICAL TRANSISTORS

Patent #:	6885580	Issue Dt:	04/26/2005	Application #:	10922921	Filing Dt:	08/23/2004
Publication #:	US20050018477	Pub Dt:	01/27/2005
Title:	METHOD AND APPARATUS SENSING A RESISTIVE MEMORY WITH REDUCED POWER CONSUMPTION

Patent #:	7009250	Issue Dt:	03/07/2006	Application #:	10923191	Filing Dt:	08/20/2004
Title:	FINFET DEVICE WITH REDUCED DIBL

Patent #:	7482037	Issue Dt:	01/27/2009	Application #:	10923315	Filing Dt:	08/20/2004
Publication #:	US20070148932	Pub Dt:	06/28/2007
Title:	METHODS FOR FORMING NIOBIUM AND/OR VANADIUM CONTAINING LAYERS USING ATOMIC LAYER DEPOSITION

Patent #:	7494889	Issue Dt:	02/24/2009	Application #:	10923437	Filing Dt:	08/19/2004
Publication #:	US20060024900	Pub Dt:	02/02/2006
Title:	METHOD OF MANUFACTURING AN INTERPOSER INCLUDING AT LEAST ONE PASSIVE ELEMENT AT LEAST PARTIALLY DEFINED BY A RECESS THEREIN

Patent #:	7276790	Issue Dt:	10/02/2007	Application #:	10923450	Filing Dt:	08/19/2004
Publication #:	US20060022323	Pub Dt:	02/02/2006
Title:	METHODS OF FORMING A MULTI-CHIP MODULE HAVING DISCRETE SPACERS

Patent #:	7105918	Issue Dt:	09/12/2006	Application #:	10923588	Filing Dt:	08/19/2004
Publication #:	US20060022328	Pub Dt:	02/02/2006
Title:	INTERPOSER WITH FLEXIBLE SOLDER PAD ELEMENTS AND METHODS OF MANUFACTURING THE SAME

Patent #:	7132750	Issue Dt:	11/07/2006	Application #:	10924010	Filing Dt:	08/23/2004
Publication #:	US20050017358	Pub Dt:	01/27/2005
Title:	SEMICONDUCTOR COMPONENT HAVING CONDUCTORS WITH WIRE BONDABLE METALIZATION LAYERS

Patent #:	6911862	Issue Dt:	06/28/2005	Application #:	10924186	Filing Dt:	08/23/2004
Publication #:	US20050017794	Pub Dt:	01/27/2005
Title:	ULTRA-LOW CURRENT BAND-GAP REFERENCE

Patent #:	7012006	Issue Dt:	03/14/2006	Application #:	10924296	Filing Dt:	08/23/2004
Publication #:	US20050018466	Pub Dt:	01/27/2005
Title:	EMBEDDED ROM DEVICE USING SUBSTRATE LEAKAGE

Patent #:	7116590	Issue Dt:	10/03/2006	Application #:	10924300	Filing Dt:	08/23/2004
Publication #:	US20060039210	Pub Dt:	02/23/2006
Title:	MEMORY ADDRESS REPAIR WITHOUT ENABLE FUSES

Patent #:	7346817	Issue Dt:	03/18/2008	Application #:	10924306	Filing Dt:	08/23/2004
Publication #:	US20060041800	Pub Dt:	02/23/2006
Title:	METHOD AND APPARATUS FOR GENERATING AND DETECTING INITIALIZATION PATTERNS FOR HIGH SPEED DRAM SYSTEMS

Patent #:	7099212	Issue Dt:	08/29/2006	Application #:	10924309	Filing Dt:	08/23/2004
Publication #:	US20050018508	Pub Dt:	01/27/2005
Title:	EMBEDDED ROM DEVICE USING SUBSTRATE LEAKAGE

Patent #:	7139672	Issue Dt:	11/21/2006	Application #:	10924695	Filing Dt:	08/24/2004
Publication #:	US20050021273	Pub Dt:	01/27/2005
Title:	DYNAMICALLY ADAPTABLE SEMICONDUCTOR PARAMETRIC TESTING

Patent #:	7046578	Issue Dt:	05/16/2006	Application #:	10925016	Filing Dt:	08/23/2004
Publication #:	US20060039228	Pub Dt:	02/23/2006
Title:	METHOD AND APPARATUS FOR MEMORY DEVICE WORDLINE

Patent #:	7160788	Issue Dt:	01/09/2007	Application #:	10925079	Filing Dt:	08/23/2004
Publication #:	US20060040466	Pub Dt:	02/23/2006
Title:	Methods of forming integrated circuits

Patent #:	7262099	Issue Dt:	08/28/2007	Application #:	10925100	Filing Dt:	08/23/2004
Publication #:	US20060040437	Pub Dt:	02/23/2006
Title:	METHODS OF FORMING FIELD EFFECT TRANSISTORS

Patent #:	7145186	Issue Dt:	12/05/2006	Application #:	10925120	Filing Dt:	08/24/2004
Publication #:	US20060043411	Pub Dt:	03/02/2006
Title:	MEMORY CELL WITH TRENCHED GATED THYRISTOR

Patent #:	7118966	Issue Dt:	10/10/2006	Application #:	10925158	Filing Dt:	08/23/2004
Publication #:	US20060040465	Pub Dt:	02/23/2006
Title:	METHODS OF FORMING CONDUCTIVE LINES

Patent #:	7227402	Issue Dt:	06/05/2007	Application #:	10925234	Filing Dt:	08/23/2004
Publication #:	US20060038591	Pub Dt:	02/23/2006
Title:	SYSTEM AND METHOD FOR CONTROLLING INPUT BUFFER BIASING CURRENT

Patent #:	7209378	Issue Dt:	04/24/2007	Application #:	10925243	Filing Dt:	08/25/2004
Publication #:	US20050162883	Pub Dt:	07/28/2005
Title:	COLUMNAR 1T-N MEMORY CELL STRUCTURE

Patent #:	7171508	Issue Dt:	01/30/2007	Application #:	10925255	Filing Dt:	08/23/2004
Publication #:	US20060041704	Pub Dt:	02/23/2006
Title:	DUAL PORT MEMORY WITH ASYMMETRIC INPUTS AND OUTPUTS, DEVICE, SYSTEM AND METHOD

Patent #:	7218130	Issue Dt:	05/15/2007	Application #:	10925260	Filing Dt:	08/25/2004
Publication #:	US20060043984	Pub Dt:	03/02/2006
Title:	BOTTOM SIDE STIFFENER PROBE CARD

Patent #:	7253493	Issue Dt:	08/07/2007	Application #:	10925339	Filing Dt:	08/24/2004
Publication #:	US20060043472	Pub Dt:	03/02/2006
Title:	HIGH DENSITY ACCESS TRANSISTOR HAVING INCREASED CHANNEL WIDTH AND METHODS OF FABRICATING SUCH DEVICES

Patent #:	7429494	Issue Dt:	09/30/2008	Application #:	10925406	Filing Dt:	08/24/2004
Publication #:	US20060043512	Pub Dt:	03/02/2006
Title:	MICROELECTRONIC IMAGERS WITH OPTICAL DEVICES HAVING INTEGRAL REFERENCE FEATURES AND METHODS FOR MANUFACTURING SUCH MICROELECTRONIC IMAGERS

Patent #:	7288819	Issue Dt:	10/30/2007	Application #:	10925464	Filing Dt:	08/25/2004
Publication #:	US20050023613	Pub Dt:	02/03/2005
Title:	STABLE PD-SOI DEVICES AND METHODS

Patent #:	7425499	Issue Dt:	09/16/2008	Application #:	10925501	Filing Dt:	08/24/2004
Publication #:	US20060042952	Pub Dt:	03/02/2006
Title:	METHODS FOR FORMING INTERCONNECTS IN VIAS AND MICROELECTRONIC WORKPIECES INCLUDING SUCH INTERCONNECTS

Patent #:	6900080	Issue Dt:	05/31/2005	Application #:	10925505	Filing Dt:	08/24/2004
Publication #:	US20050016751	Pub Dt:	01/27/2005
Title:	MICROELECTRONIC PACKAGE WITH REDUCED UNDERFILL AND METHODS FOR FORMING SUCH PACKAGES

Patent #:	7199449	Issue Dt:	04/03/2007	Application #:	10925525	Filing Dt:	08/24/2004
Publication #:	US20060043533	Pub Dt:	03/02/2006
Title:	WAFER BACKSIDE REMOVAL TO COMPLETE THROUGH-HOLES AND PROVIDE WAFER SINGULATION DURING THE FORMATION OF A SEMICONDUCTOR DEVICE

Patent #:	7170174	Issue Dt:	01/30/2007	Application #:	10925527	Filing Dt:	08/24/2004
Publication #:	US20060043429	Pub Dt:	03/02/2006
Title:	CONTACT STRUCTURE AND CONTACT LINER PROCESS

Patent #:	6894526	Issue Dt:	05/17/2005	Application #:	10925543	Filing Dt:	08/24/2004
Publication #:	US20050018499	Pub Dt:	01/27/2005
Title:	APPARATUS FOR DETERMINING BURN-IN RELIABILITY FROM WAFER LEVEL BURN-IN

Patent #:	7268022	Issue Dt:	09/11/2007	Application #:	10925655	Filing Dt:	08/25/2004
Publication #:	US20050023578	Pub Dt:	02/03/2005
Title:	STABLE PD-SOI DEVICES AND METHODS

Patent #:	7271464	Issue Dt:	09/18/2007	Application #:	10925715	Filing Dt:	08/24/2004
Publication #:	US20060043521	Pub Dt:	03/02/2006
Title:	LINER FOR SHALLOW TRENCH ISOLATION

Patent #:	7122425	Issue Dt:	10/17/2006	Application #:	10925789	Filing Dt:	08/24/2004
Publication #:	US20060046424	Pub Dt:	03/02/2006
Title:	METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS

Patent #:	7189662	Issue Dt:	03/13/2007	Application #:	10925793	Filing Dt:	08/24/2004
Publication #:	US20060046355	Pub Dt:	03/02/2006
Title:	METHODS OF FORMING SEMICONDUCTOR CONSTRUCTIONS

Patent #:	7214979	Issue Dt:	05/08/2007	Application #:	10925865	Filing Dt:	08/25/2004
Publication #:	US20050035418	Pub Dt:	02/17/2005
Title:	SELECTIVELY DEPOSITED SILICON OXIDE LAYERS ON A SILICON SUBSTRATE

Patent #:	7439155	Issue Dt:	10/21/2008	Application #:	10925917	Filing Dt:	08/26/2004
Publication #:	US20050090074	Pub Dt:	04/28/2005
Title:	ISOLATION TECHNIQUES FOR REDUCING DARK CURRENT IN CMOS IMAGE SENSORS

Patent #:	7477304	Issue Dt:	01/13/2009	Application #:	10926345	Filing Dt:	08/26/2004
Publication #:	US20060044427	Pub Dt:	03/02/2006
Title:	TWO NARROW BAND AND ONE WIDE BAND COLOR FILTER FOR INCREASING COLOR IMAGE SENSOR SENSITIVITY

Patent #:	7239003	Issue Dt:	07/03/2007	Application #:	10926358	Filing Dt:	08/26/2004
Publication #:	US20050023635	Pub Dt:	02/03/2005
Title:	ISOLATION TECHNIQUES FOR REDUCING DARK CURRENT IN CMOS IMAGE SENSORS

Patent #:	7012754	Issue Dt:	03/14/2006	Application #:	10926360	Filing Dt:	08/26/2004
Publication #:	US20050270653	Pub Dt:	12/08/2005
Title:	APPARATUS AND METHOD FOR MANUFACTURING TILTED MICROLENSES

Patent #:	7091064	Issue Dt:	08/15/2006	Application #:	10926434	Filing Dt:	08/24/2004
Publication #:	US20050019988	Pub Dt:	01/27/2005
Title:	METHOD AND APPARATUS FOR ATTACHING MICROELECTRONIC SUBSTRATES AND SUPPORT MEMBERS

Patent #:	6982449	Issue Dt:	01/03/2006	Application #:	10926470	Filing Dt:	08/26/2004
Publication #:	US20050024918	Pub Dt:	02/03/2005
Title:	JUNCTION-ISOLATED DEPLETION MODE FERROELECTRIC MEMORY DEVICES

Patent #:	7235865	Issue Dt:	06/26/2007	Application #:	10926471	Filing Dt:	08/26/2004
Publication #:	US20050023695	Pub Dt:	02/03/2005
Title:	METHODS FOR MAKING NEARLY PLANAR DIELECTRIC FILMS IN INTEGRATED CIRCUITS

Patent #:	6888185	Issue Dt:	05/03/2005	Application #:	10926617	Filing Dt:	08/26/2004
Publication #:	US20050024919	Pub Dt:	02/03/2005
Title:	JUNCTION-ISOLATED DEPLETION MODE FERROELECTRIC MEMORY DEVICES

Patent #:	6903960	Issue Dt:	06/07/2005	Application #:	10926623	Filing Dt:	08/26/2004
Publication #:	US20050024920	Pub Dt:	02/03/2005
Title:	JUNCTION-ISOLATED DEPLETION MODE FERROELECTRIC MEMORY DEVICES

Patent #:	7268388	Issue Dt:	09/11/2007	Application #:	10926675	Filing Dt:	08/26/2004
Publication #:	US20060044863	Pub Dt:	03/02/2006
Title:	ONE-TRANSISTOR COMPOSITE-GATE MEMORY

Patent #:	7877612	Issue Dt:	01/25/2011	Application #:	10926727	Filing Dt:	08/26/2004
Publication #:	US20050022005	Pub Dt:	01/27/2005
Title:	SYSTEM AND METHOD FOR CONTROLLING USER ACCESS TO AN ELECTRONIC DEVICE

Patent #:	7092277	Issue Dt:	08/15/2006	Application #:	10926784	Filing Dt:	08/25/2004
Publication #:	US20050047193	Pub Dt:	03/03/2005
Title:	PHASE -CHANGE MEMORY DEVICE WITH BIASING OF DESELECTED BIT LINES

Patent #:	7081421	Issue Dt:	07/25/2006	Application #:	10926812	Filing Dt:	08/26/2004
Publication #:	US20060046505	Pub Dt:	03/02/2006
Title:	LANTHANIDE OXIDE DIELECTRIC LAYER

Patent #:	7294893	Issue Dt:	11/13/2007	Application #:	10926871	Filing Dt:	08/26/2004
Publication #:	US20050023620	Pub Dt:	02/03/2005
Title:	TITANIUM SILICIDE BORIDE GATE ELECTRODE

Patent #:	7053650	Issue Dt:	05/30/2006	Application #:	10926898	Filing Dt:	08/25/2004
Publication #:	US20050024093	Pub Dt:	02/03/2005
Title:	COMMUNICATION DEVICE FOR A LOGIC CIRCUIT

Patent #:	7477306	Issue Dt:	01/13/2009	Application #:	10927121	Filing Dt:	08/27/2004
Publication #:	US20060044412	Pub Dt:	03/02/2006
Title:	METHOD AND APPARATUS FOR IMPROVING PIXEL OUTPUT SWING IN IMAGER SENSORS

Patent #:	7583115	Issue Dt:	09/01/2009	Application #:	10927248	Filing Dt:	08/26/2004
Publication #:	US20060044029	Pub Dt:	03/02/2006
Title:	DELAY LINE OFF-STATE CONTROL WITH POWER REDUCTION

Patent #:	7263768	Issue Dt:	09/04/2007	Application #:	10927253	Filing Dt:	08/25/2004
Publication #:	US20050022379	Pub Dt:	02/03/2005
Title:	METHOD OF MAKING A SEMICONDUCTOR DEVICE HAVING AN OPENING IN A SOLDER MASK

Patent #:	7386186	Issue Dt:	06/10/2008	Application #:	10927308	Filing Dt:	08/27/2004
Publication #:	US20060044431	Pub Dt:	03/02/2006
Title:	APPARATUS AND METHOD FOR PROCESSING IMAGES

Patent #:	6924637	Issue Dt:	08/02/2005	Application #:	10927578	Filing Dt:	08/25/2004
Publication #:	US20050024039	Pub Dt:	02/03/2005
Title:	INTEGRATGED CIRCUIT CHARACTERIZATION PRINTED CIRCUIT BOARD, TEST EQUIPMENT INCLUDING SAME, METHOD OF FABRICATION THEREOF AND METHOD OF CHARACTERIZING AN INTEGRATED CIRCUIT DEVICE

Patent #:	7397509	Issue Dt:	07/08/2008	Application #:	10927591	Filing Dt:	08/27/2004
Publication #:	US20060044413	Pub Dt:	03/02/2006
Title:	HIGH DYNAMIC RANGE IMAGER WITH A ROLLING SHUTTER

Patent #:	7547213	Issue Dt:	06/16/2009	Application #:	10927607	Filing Dt:	08/26/2004
Publication #:	US20060042821	Pub Dt:	03/02/2006
Title:	MEMORY MODULES AND METHODS FOR MANUFACTURING MEMORY MODULES

Patent #:	7083425	Issue Dt:	08/01/2006	Application #:	10927760	Filing Dt:	08/27/2004
Publication #:	US20060046537	Pub Dt:	03/02/2006
Title:	SLANTED VIAS FOR ELECTRICAL CIRCUITS ON CIRCUIT BOARDS AND OTHER SUBSTRATES

Patent #:	7102932	Issue Dt:	09/05/2006	Application #:	10927763	Filing Dt:	08/27/2004
Publication #:	US20060044905	Pub Dt:	03/02/2006
Title:	INPUT AND OUTPUT BUFFERS HAVING SYMMETRICAL OPERATING CHARACTERISTICS AND IMMUNITY FROM VOLTAGE VARIATIONS

Patent #:	7464306	Issue Dt:	12/09/2008	Application #:	10927871	Filing Dt:	08/27/2004
Title:	STATUS OF OVERALL HEALTH OF NONVOLATILE MEMORY

Patent #:	7110319	Issue Dt:	09/19/2006	Application #:	10928034	Filing Dt:	08/27/2004
Publication #:	US20060044921	Pub Dt:	03/02/2006
Title:	MEMORY DEVICES HAVING REDUCED COUPLING NOISE BETWEEN WORDLINES

Patent #:	7158410	Issue Dt:	01/02/2007	Application #:	10928250	Filing Dt:	08/27/2004
Publication #:	US20060044870	Pub Dt:	03/02/2006
Title:	INTEGRATED DRAM-NVRAM MULTI-LEVEL MEMORY

Patent #:	8072520	Issue Dt:	12/06/2011	Application #:	10928310	Filing Dt:	08/30/2004
Publication #:	US20060044243	Pub Dt:	03/02/2006
Title:	DUAL PINNED DIODE PIXEL WITH SHUTTER

Patent #:	7442970	Issue Dt:	10/28/2008	Application #:	10928314	Filing Dt:	08/30/2004
Publication #:	US20060043520	Pub Dt:	03/02/2006
Title:	ACTIVE PHOTOSENSITIVE STRUCTURE WITH BURIED DEPLETION LAYER

Patent #:	7365385	Issue Dt:	04/29/2008	Application #:	10928315	Filing Dt:	08/30/2004
Publication #:	US20060043617	Pub Dt:	03/02/2006
Title:	DRAM LAYOUT WITH VERTICAL FETS AND METHOD OF FORMATION

Patent #:	7241655	Issue Dt:	07/10/2007	Application #:	10928317	Filing Dt:	08/30/2004
Publication #:	US20060046391	Pub Dt:	03/02/2006
Title:	METHOD OF FABRICATING A VERTICAL WRAP-AROUND-GATE FIELD-EFFECT-TRANSISTOR FOR HIGH DENSITY, LOW VOLTAGE LOGIC AND MEMORY ARRAY

Patent #:	7411621	Issue Dt:	08/12/2008	Application #:	10928323	Filing Dt:	08/30/2004
Publication #:	US20050023426	Pub Dt:	02/03/2005
Title:	APPARATUS AND METHOD FOR ELIMINATING ARTIFACTS IN ACTIVE PIXEL SENSOR (APS) IMAGERS

Patent #:	7477298	Issue Dt:	01/13/2009	Application #:	10928324	Filing Dt:	08/30/2004
Publication #:	US20060044414	Pub Dt:	03/02/2006
Title:	ANTI-ECLIPSING CIRCUIT FOR IMAGE SENSORS

Patent #:	7202681	Issue Dt:	04/10/2007	Application #:	10928385	Filing Dt:	08/27/2004
Publication #:	US20050028041	Pub Dt:	02/03/2005
Title:	MOTHERBOARD MEMORY SLOT RIBBON CABLE AND APPARATUS

Patent #:	6985393	Issue Dt:	01/10/2006	Application #:	10928400	Filing Dt:	08/27/2004
Publication #:	US20050024964	Pub Dt:	02/03/2005
Title:	DEVICE FOR MARGIN TESTING A SEMICONDUCTOR MEMORY BY APPLYING A STRESSING VOLTAGE SIMULTANEOUSLY TO COMPLEMENTARY AND TRUE DIGIT LINES

Patent #:	7020042	Issue Dt:	03/28/2006	Application #:	10928415	Filing Dt:	08/27/2004
Publication #:	US20050024975	Pub Dt:	02/03/2005
Title:	COMPACT DECODE AND MULTIPLEXING CIRCUITRY FOR A MULTI-PORT MEMORY HAVING A COMMON MEMORY INTERFACE

Patent #:	7078951	Issue Dt:	07/18/2006	Application #:	10928424	Filing Dt:	08/27/2004
Publication #:	US20060044037	Pub Dt:	03/02/2006
Title:	SYSTEM AND METHOD FOR REDUCED POWER OPEN-LOOP SYNTHESIS OF OUTPUT CLOCK SIGNALS HAVING A SELECTED PHASE RELATIVE TO AN INPUT CLOCK SIGNAL

Patent #:	7015530	Issue Dt:	03/21/2006	Application #:	10928491	Filing Dt:	08/27/2004
Publication #:	US20050023586	Pub Dt:	02/03/2005
Title:	ELECTRONIC SYSTEMS COMPRISING MEMORY DEVICES

Patent #:	7101815	Issue Dt:	09/05/2006	Application #:	10928505	Filing Dt:	08/26/2004
Publication #:	US20050032394	Pub Dt:	02/10/2005
Title:	METHOD FOR IMPROVING THICKNESS UNIFORMITY OF DEPOSITED OZONE-TEOS SILICATE GLASS LAYERS

Patent #:	7232747	Issue Dt:	06/19/2007	Application #:	10928512	Filing Dt:	08/26/2004
Publication #:	US20050032348	Pub Dt:	02/10/2005
Title:	METHOD OF WAFER BUMPING FOR ENABLING A STITCH WIRE BOND IN THE ABSENCE OF DISCRETE BUMP FORMATION

Patent #:	7112479	Issue Dt:	09/26/2006	Application #:	10928514	Filing Dt:	08/27/2004
Publication #:	US20060043505	Pub Dt:	03/02/2006
Title:	METHODS OF FORMING GATELINES AND TRANSISTOR DEVICES

Patent #:	7242057	Issue Dt:	07/10/2007	Application #:	10928522	Filing Dt:	08/26/2004
Publication #:	US20060043471	Pub Dt:	03/02/2006
Title:	VERTICAL TRANSISTOR STRUCTURES HAVING VERTICAL-SURROUNDING-GATES WITH SELF-ALIGNED FEATURES

Patent #:	7217630	Issue Dt:	05/15/2007	Application #:	10928547	Filing Dt:	08/26/2004
Publication #:	US20050026458	Pub Dt:	02/03/2005
Title:	METHODS OF FORMING HAFNIUM OXIDE

Patent #:	7378342	Issue Dt:	05/27/2008	Application #:	10928598	Filing Dt:	08/27/2004
Publication #:	US20060046471	Pub Dt:	03/02/2006
Title:	METHODS FOR FORMING VIAS OF VARYING LATERAL DIMENSIONS

Patent #:	7417305	Issue Dt:	08/26/2008	Application #:	10928666	Filing Dt:	08/26/2004
Publication #:	US20060043364	Pub Dt:	03/02/2006
Title:	ELECTRONIC DEVICES AT THE WAFER LEVEL HAVING FRONT SIDE AND EDGE PROTECTION MATERIAL AND SYSTEMS INCLUDING THE DEVICES

Patent #:	7105841	Issue Dt:	09/12/2006	Application #:	10928771	Filing Dt:	08/27/2004
Publication #:	US20050030516	Pub Dt:	02/10/2005
Title:	PHOTOLITHOGRAPHIC TECHNIQUES FOR PRODUCING ANGLED LINES

Patent #:	7804171	Issue Dt:	09/28/2010	Application #:	10928978	Filing Dt:	08/27/2004
Publication #:	US20050023662	Pub Dt:	02/03/2005
Title:	TECHNIQUES FOR PACKAGING A MULTIPLE DEVICE COMPONENT

Patent #:	7166543	Issue Dt:	01/23/2007	Application #:	10929173	Filing Dt:	08/30/2004
Publication #:	US20060046517	Pub Dt:	03/02/2006
Title:	METHODS FOR FORMING AN ENRICHED METAL OXIDE SURFACE FOR USE IN A SEMICONDUCTOR DEVICE

Patent #:	7071049	Issue Dt:	07/04/2006	Application #:	10929174	Filing Dt:	08/30/2004
Publication #:	US20050026378	Pub Dt:	02/03/2005
Title:	SILICON RICH BARRIER LAYERS FOR INTEGRATED CIRCUIT DEVICES

Patent #:	7038954	Issue Dt:	05/02/2006	Application #:	10929202	Filing Dt:	08/30/2004
Publication #:	US20060044930	Pub Dt:	03/02/2006
Title:	APPARATUS WITH EQUALIZING VOLTAGE GENERATION CIRCUIT AND METHODS OF USE

Patent #:	7565039	Issue Dt:	07/21/2009	Application #:	10929210	Filing Dt:	08/30/2004
Publication #:	US20050031263	Pub Dt:	02/10/2005
Title:	RESISTIVE HEATER FOR THERMO OPTIC DEVICE

Patent #:	7262505	Issue Dt:	08/28/2007	Application #:	10929251	Filing Dt:	08/30/2004
Publication #:	US20050023699	Pub Dt:	02/03/2005
Title:	SELECTIVE ELECTROLESS-PLATED COPPER METALLIZATION

Patent #:	6927122	Issue Dt:	08/09/2005	Application #:	10929253	Filing Dt:	08/30/2004
Publication #:	US20050026360	Pub Dt:	02/03/2005
Title:	METHOD AND STRUCTURE FOR HIGH CAPACITANCE MEMORY CELLS

Patent #:	7560793	Issue Dt:	07/14/2009	Application #:	10929272	Filing Dt:	08/30/2004
Publication #:	US20050023584	Pub Dt:	02/03/2005
Title:	ATOMIC LAYER DEPOSITION AND CONVERSION

Patent #:	7271467	Issue Dt:	09/18/2007	Application #:	10929281	Filing Dt:	08/30/2004
Publication #:	US20050023593	Pub Dt:	02/03/2005
Title:	MULTIPLE OXIDE THICKNESSES FOR MERGED MEMORY AND LOGIC APPLICATIONS

Patent #:	7268067	Issue Dt:	09/11/2007	Application #:	10929283	Filing Dt:	08/30/2004
Publication #:	US20050026327	Pub Dt:	02/03/2005
Title:	SEMICONDUCTOR INTEGRATED CIRCUIT PACKAGE HAVING ELECTRICALLY DISCONNECTED SOLDER BALLS FOR MOUNTING

Patent #:	7149109	Issue Dt:	12/12/2006	Application #:	10929307	Filing Dt:	08/30/2004
Publication #:	US20050041457	Pub Dt:	02/24/2005
Title:	SINGLE TRANSISTOR VERTICAL MEMORY GAIN CELL

Patent #:	7084515	Issue Dt:	08/01/2006	Application #:	10929610	Filing Dt:	08/30/2004
Publication #:	US20050023572	Pub Dt:	02/03/2005
Title:	ELECTRONIC DEVICE PACKAGE

Patent #:	6943450	Issue Dt:	09/13/2005	Application #:	10929613	Filing Dt:	08/30/2004
Publication #:	US20050023655	Pub Dt:	02/03/2005
Title:	PACKAGED MICROELECTRONIC DEVICES AND METHODS OF FORMING SAME

Patent #:	7157783	Issue Dt:	01/02/2007	Application #:	10929633	Filing Dt:	08/30/2004
Publication #:	US20050082587	Pub Dt:	04/21/2005
Title:	PLATINUM STUFFED WITH SILICON OXIDE AS A DIFFUSION OXYGEN BARRIER FOR SEMICONDUCTOR DEVICES

Patent #:	7148547	Issue Dt:	12/12/2006	Application #:	10929634	Filing Dt:	08/30/2004
Publication #:	US20050026350	Pub Dt:	02/03/2005
Title:	SEMICONDUCTOR CONTACT DEVICE

Patent #:	7250328	Issue Dt:	07/31/2007	Application #:	10929640	Filing Dt:	08/30/2004
Publication #:	US20060017177	Pub Dt:	01/26/2006
Title:	MICROELECTRONIC COMPONENT ASSEMBLIES WITH RECESSED WIRE BONDS AND METHODS OF MAKING SAME

100

Patent #:	7041556	Issue Dt:	05/09/2006	Application #:	10929800	Filing Dt:	08/30/2004
Publication #:	US20050026372	Pub Dt:	02/03/2005
Title:	VERTICAL TRANSISTOR AND METHOD OF MAKING

Assignor

U.S. BANK NATIONAL ASSOCIATION, AS COLLATERAL AGENT

Exec Dt:

06/29/2018

Assignee

MICRON TECHNOLOGY, INC.

8000 S. FEDERAL WAY

BOISE, IDAHO 83707

Correspondence name and address
	WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
	ONE MARKET, SPEAR TOWER, SUITE 3300
	SAN FRANCISCO, CA 94105

Search Results as of: 05/13/2024 11:30 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6