skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:047243/0001   Pages: 959
Recorded: 08/23/2018
Attorney Dkt #:4816.238
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
01/30/2007
Application #:
10968429
Filing Dt:
10/19/2004
Publication #:
Pub Dt:
04/14/2005
Title:
TRENCH BURIED BIT LINE MEMORY DEVICES AND METHODS THEREOF
2
Patent #:
Issue Dt:
09/27/2005
Application #:
10968446
Filing Dt:
10/18/2004
Publication #:
Pub Dt:
04/14/2005
Title:
PROGRAMMING CIRCUIT AND METHOD HAVING EXTENDED DURATION PROGRAMMING CAPABILITIES
3
Patent #:
Issue Dt:
06/26/2007
Application #:
10968786
Filing Dt:
10/18/2004
Publication #:
Pub Dt:
04/20/2006
Title:
LOW-K DIELECTRIC PROCESS FOR MULTILEVEL INTERCONNECTION USING MICROCAVITY ENGINEERING DURING ELECTRIC CIRCUIT MANUFACTURE
4
Patent #:
Issue Dt:
10/02/2007
Application #:
10968827
Filing Dt:
10/18/2004
Publication #:
Pub Dt:
05/19/2005
Title:
PLANARIZING SOLUTIONS, PLANARIZING MACHINES AND METHODS FOR MECHANICAL OR CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC-DEVICE SUBSTRATE ASSEMBLIES
5
Patent #:
Issue Dt:
10/17/2006
Application #:
10969568
Filing Dt:
10/21/2004
Publication #:
Pub Dt:
03/17/2005
Title:
METHOD OF PLASMA ETCHING A SUBSTRATE
6
Patent #:
Issue Dt:
06/10/2008
Application #:
10970015
Filing Dt:
10/21/2004
Publication #:
Pub Dt:
03/17/2005
Title:
MECHANISM TO GUARANTEE FORWARD PROGRESS FOR INCOMING COHERENT INPUT/OUTPUT (I/O) TRANSACTIONS FOR CACHING I/O AGENT ON ADDRESS CONFLICT WITH PROCESSOR TRANSACTIONS
7
Patent #:
Issue Dt:
09/05/2006
Application #:
10970399
Filing Dt:
10/20/2004
Publication #:
Pub Dt:
03/17/2005
Title:
METHOD OF ENCAPSULATING INTERCONNECTING UNITS IN PACKAGED MICROELECTRONIC DEVICES
8
Patent #:
Issue Dt:
01/02/2007
Application #:
10971392
Filing Dt:
10/21/2004
Publication #:
Pub Dt:
04/21/2005
Title:
METHOD FOR FORMING METAL CONTACTS ON A SUBSTRATE
9
Patent #:
Issue Dt:
07/18/2006
Application #:
10971774
Filing Dt:
10/22/2004
Publication #:
Pub Dt:
05/26/2005
Title:
SEALING METHOD FOR ELECTRONIC DEVICES FORMED ON A COMMON SEMICONDUCTOR SUBSTRATE AND CORRESPONDING CIRCUIT STRUCTURE
10
Patent #:
Issue Dt:
08/14/2007
Application #:
10971776
Filing Dt:
10/22/2004
Publication #:
Pub Dt:
08/04/2005
Title:
BIT LINE DISCHARGE CONTROL METHOD AND CIRCUIT FOR A SEMICONDUCTOR MEMORY
11
Patent #:
Issue Dt:
09/11/2007
Application #:
10971939
Filing Dt:
10/22/2004
Publication #:
Pub Dt:
03/02/2006
Title:
WORD LINE DRIVER CIRCUITRY AND METHODS FOR USING THE SAME
12
Patent #:
Issue Dt:
06/03/2008
Application #:
10972544
Filing Dt:
10/25/2004
Publication #:
Pub Dt:
04/27/2006
Title:
VOLTAGE CHARGE PUMP AND METHOD OF OPERATING THE SAME
13
Patent #:
Issue Dt:
08/26/2008
Application #:
10973161
Filing Dt:
10/25/2004
Publication #:
Pub Dt:
05/26/2005
Title:
METHODS OF FORMING A HIGH CONDUCTIVITY DIAMOND FILM AND STRUCTURES FORMED THEREBY
14
Patent #:
Issue Dt:
08/16/2005
Application #:
10973312
Filing Dt:
10/26/2004
Publication #:
Pub Dt:
03/17/2005
Title:
HIGH SPEED LOW VOLTAGE DRIVER
15
Patent #:
Issue Dt:
01/10/2006
Application #:
10973720
Filing Dt:
10/26/2004
Publication #:
Pub Dt:
04/28/2005
Title:
BRIDGE-TYPE MAGNETIC RANDOM ACCESS MEMORY (MRAM) LATCH
16
Patent #:
Issue Dt:
07/18/2006
Application #:
10973817
Filing Dt:
10/26/2004
Publication #:
Pub Dt:
06/16/2005
Title:
SHIELDING ARRANGEMENT TO PROTECT A CIRCUIT FROM STRAY MAGNETIC FIELDS
17
Patent #:
Issue Dt:
02/27/2007
Application #:
10975577
Filing Dt:
10/28/2004
Publication #:
Pub Dt:
04/21/2005
Title:
SINGLE SEGMENT DATA OBJECT MANAGEMENT
18
Patent #:
Issue Dt:
01/09/2007
Application #:
10975665
Filing Dt:
10/28/2004
Publication #:
Pub Dt:
04/21/2005
Title:
MULTIPLE SEGMENT DATA OBJECT MANAGEMENT
19
Patent #:
Issue Dt:
08/08/2006
Application #:
10975714
Filing Dt:
10/27/2004
Publication #:
Pub Dt:
05/26/2005
Title:
METHOD OF FORMING A REFRACTORY METAL SILICIDE
20
Patent #:
Issue Dt:
03/03/2009
Application #:
10976572
Filing Dt:
10/29/2004
Publication #:
Pub Dt:
06/01/2006
Title:
ADAPTIVE COMMUNICATION INTERFACE
21
Patent #:
Issue Dt:
08/06/2013
Application #:
10977186
Filing Dt:
10/28/2004
Publication #:
Pub Dt:
05/04/2006
Title:
DEPOSITING TITANIUM SILICON NITRIDE FILMS FOR FORMING PHASE CHANGE MEMORIES
22
Patent #:
Issue Dt:
12/04/2007
Application #:
10977908
Filing Dt:
10/28/2004
Publication #:
Pub Dt:
05/04/2006
Title:
POWER DISTRIBUTION WITHIN A FOLDED FLEX PACKAGE METHOD AND APPARATUS
23
Patent #:
Issue Dt:
04/22/2008
Application #:
10978464
Filing Dt:
11/02/2004
Publication #:
Pub Dt:
04/28/2005
Title:
CURRENT SWITCHING SENSOR DETECTOR
24
Patent #:
Issue Dt:
08/29/2006
Application #:
10979269
Filing Dt:
11/02/2004
Publication #:
Pub Dt:
05/04/2006
Title:
FORWARD BIASING PROTECTION CIRCUIT
25
Patent #:
Issue Dt:
08/28/2007
Application #:
10979849
Filing Dt:
11/01/2004
Publication #:
Pub Dt:
04/28/2005
Title:
SUBSTRATE WITH ENHANCED PROPERTIES FOR PLANARIZATION
26
Patent #:
Issue Dt:
08/28/2007
Application #:
10979994
Filing Dt:
11/03/2004
Publication #:
Pub Dt:
04/28/2005
Title:
STRAINED SI/SIGE/SOI ISLANDS AND PROCESSES OF MAKING SAME
27
Patent #:
Issue Dt:
10/31/2006
Application #:
10980554
Filing Dt:
11/03/2004
Publication #:
Pub Dt:
03/24/2005
Title:
SYSTEM HAVING SEMICONDUCTOR COMPONENT WITH ENCAPSULATED, BONDED, INTERCONNECT CONTACTS
28
Patent #:
Issue Dt:
02/13/2007
Application #:
10982528
Filing Dt:
11/05/2004
Publication #:
Pub Dt:
06/16/2005
Title:
CHARGE PUMP CIRCUIT WITH A BRIEF SETTLING TIME AND HIGH OUTPUT VOLTAGE REGULATION PRECISION
29
Patent #:
Issue Dt:
05/16/2006
Application #:
10982892
Filing Dt:
11/08/2004
Publication #:
Pub Dt:
04/07/2005
Title:
REDUCED SIGNAL SWING IN BIT LINES IN A CAM
30
Patent #:
Issue Dt:
09/25/2007
Application #:
10983801
Filing Dt:
11/08/2004
Publication #:
Pub Dt:
05/11/2006
Title:
MEMORY BLOCK QUALITY IDENTIFICATION IN A MEMORY DEVICE
31
Patent #:
Issue Dt:
11/25/2008
Application #:
10984372
Filing Dt:
11/08/2004
Publication #:
Pub Dt:
07/21/2005
Title:
INTEGRATED MEMORY DEVICE WITH MULTI-SECTOR SELECTION COMMANDS
32
Patent #:
Issue Dt:
07/08/2008
Application #:
10984373
Filing Dt:
11/08/2004
Publication #:
Pub Dt:
06/16/2005
Title:
MEMORY SYSTEM HAVING MULTIPLE ADDRESS ALLOCATION FORMATS AND METHOD FOR USE THEREOF
33
Patent #:
Issue Dt:
08/21/2007
Application #:
10985573
Filing Dt:
11/10/2004
Publication #:
Pub Dt:
03/24/2005
Title:
INTERMEDIATE SEMICONDUCTOR DEVICE HAVING NITROGEN CONCENTRATION PROFILE
34
Patent #:
Issue Dt:
01/16/2007
Application #:
10985960
Filing Dt:
11/12/2004
Publication #:
Pub Dt:
04/28/2005
Title:
ADVANCED BARRIER LINER FORMATION FOR VIAS
35
Patent #:
Issue Dt:
12/13/2005
Application #:
10986246
Filing Dt:
11/10/2004
Publication #:
Pub Dt:
03/24/2005
Title:
SELECTIVE POLYSILICON STUD GROWTH
36
Patent #:
Issue Dt:
10/20/2009
Application #:
10988417
Filing Dt:
11/12/2004
Publication #:
Pub Dt:
05/18/2006
Title:
MEMORY REUSE FOR MULTIPLE ENDPOINTS IN USB DEVICE
37
Patent #:
Issue Dt:
03/27/2007
Application #:
10989530
Filing Dt:
11/16/2004
Publication #:
Pub Dt:
03/24/2005
Title:
METHOD OF MANUFACTURING A MULTILAYERED DOPED CONDUCTOR FOR A CONTACT IN AN INTEGRATED CIRCUIT DEVICE
38
Patent #:
Issue Dt:
05/05/2009
Application #:
10989948
Filing Dt:
11/15/2004
Publication #:
Pub Dt:
05/18/2006
Title:
PROGRAMMABLE POWER TRANSITION COUNTER
39
Patent #:
Issue Dt:
09/06/2005
Application #:
10990586
Filing Dt:
11/17/2004
Publication #:
Pub Dt:
05/05/2005
Title:
MERGED MOS-BIPOLAR CAPACITOR MEMORY CELL
40
Patent #:
Issue Dt:
09/13/2005
Application #:
10990713
Filing Dt:
11/17/2004
Publication #:
Pub Dt:
03/31/2005
Title:
MERGED MOS-BIPOLAR CAPACITOR MEMORY CELL
41
Patent #:
Issue Dt:
04/18/2006
Application #:
10991876
Filing Dt:
11/18/2004
Publication #:
Pub Dt:
03/31/2005
Title:
DOUBLE DENSITY MRAM WITH PLANAR PROCESSING
42
Patent #:
Issue Dt:
08/15/2006
Application #:
10992052
Filing Dt:
11/18/2004
Title:
STATE SAVE-ON-POWER-DOWN USING GMR NON-VOLATILE ELEMENTS
43
Patent #:
Issue Dt:
03/20/2007
Application #:
10992384
Filing Dt:
11/18/2004
Publication #:
Pub Dt:
03/31/2005
Title:
METHOD OF ESTABLISHING NON-PERMANENT ELECTRICAL CONNECTION BETWEEN AN INTEGRATED CIRCUIT DEVICE LEAD ELEMENT AND A SUBSTRATE
44
Patent #:
Issue Dt:
10/09/2007
Application #:
10992424
Filing Dt:
11/18/2004
Publication #:
Pub Dt:
04/07/2005
Title:
DEVICE FOR ESTABLISHING NON-PERMANENT ELECTRICAL CONNECTION BETWEEN AN INTEGRATED CIRCUIT DEVICE LEAD ELEMENT AND A SUBSTRATE
45
Patent #:
Issue Dt:
01/23/2007
Application #:
10992984
Filing Dt:
11/19/2004
Publication #:
Pub Dt:
03/23/2006
Title:
METHODS OF FORMING MAGNETIC SHIELDING FOR A THIN-FILM MEMORY ELEMENT
46
Patent #:
Issue Dt:
09/22/2009
Application #:
10993692
Filing Dt:
11/19/2004
Title:
STORAGE CAPACITY STATUS
47
Patent #:
Issue Dt:
04/24/2007
Application #:
10994995
Filing Dt:
11/22/2004
Publication #:
Pub Dt:
04/28/2005
Title:
METHODS OF FABRICATING A VIA-IN-PAD WITH OFF-CENTER GEOMETRY
48
Patent #:
Issue Dt:
04/24/2007
Application #:
10995839
Filing Dt:
11/23/2004
Publication #:
Pub Dt:
05/25/2006
Title:
SCALABLE INTEGRATED LOGIC AND NON-VOLATILE MEMORY
49
Patent #:
Issue Dt:
12/06/2005
Application #:
10998380
Filing Dt:
11/29/2004
Publication #:
Pub Dt:
04/28/2005
Title:
METHOD FOR FABRICATING A SEMICONDUCTOR PACKAGE WITH MULTI LAYERED LEADFRAME
50
Patent #:
Issue Dt:
08/08/2006
Application #:
10999435
Filing Dt:
11/30/2004
Publication #:
Pub Dt:
04/07/2005
Title:
MULTICHIP WAFER LEVEL PACKAGES AND COMPUTING SYSTEMS INCORPORATING SAME
51
Patent #:
Issue Dt:
04/24/2007
Application #:
10999751
Filing Dt:
11/30/2004
Publication #:
Pub Dt:
06/23/2005
Title:
RESET INITIALIZATION
52
Patent #:
Issue Dt:
10/10/2006
Application #:
11000588
Filing Dt:
11/30/2004
Publication #:
Pub Dt:
05/05/2005
Title:
METHOD OF FORMING A FIELD EFFECT TRANSISTOR
53
Patent #:
Issue Dt:
12/30/2008
Application #:
11000786
Filing Dt:
11/30/2004
Publication #:
Pub Dt:
05/12/2005
Title:
METHODS OF FORMING FIELD EFFECT TRANSISTOR GATE LINES
54
Patent #:
Issue Dt:
12/16/2008
Application #:
11000809
Filing Dt:
11/30/2004
Publication #:
Pub Dt:
05/19/2005
Title:
METHOD OF FORMING A FIELD EFFECT TRANSISTOR
55
Patent #:
Issue Dt:
12/25/2007
Application #:
11000825
Filing Dt:
11/30/2004
Publication #:
Pub Dt:
03/02/2006
Title:
METHOD FOR OBTAINING EXTREME SELECTIVITY OF METAL NITRIDES AND METAL OXIDES
56
Patent #:
Issue Dt:
08/30/2005
Application #:
11001145
Filing Dt:
11/30/2004
Publication #:
Pub Dt:
05/05/2005
Title:
METHOD OF FORMING FIELD EFFECT TRANSISTORS
57
Patent #:
Issue Dt:
02/12/2008
Application #:
11001306
Filing Dt:
12/02/2004
Publication #:
Pub Dt:
05/19/2005
Title:
DIFFERENTIAL NEGATIVE RESISTANCE MEMORY
58
Patent #:
Issue Dt:
04/10/2007
Application #:
11001930
Filing Dt:
12/02/2004
Publication #:
Pub Dt:
06/08/2006
Title:
INTEGRATED CIRCUIT COOLING SYSTEM AND METHOD
59
Patent #:
Issue Dt:
01/09/2007
Application #:
11003117
Filing Dt:
12/03/2004
Publication #:
Pub Dt:
06/08/2006
Title:
SKEW TOLERANT HIGH-SPEED DIGITAL PHASE DETECTOR
60
Patent #:
Issue Dt:
05/08/2007
Application #:
11003133
Filing Dt:
12/03/2004
Publication #:
Pub Dt:
06/30/2005
Title:
ELECTRICAL COUPLING STACK AND PROCESSES FOR MAKING SAME
61
Patent #:
Issue Dt:
08/12/2008
Application #:
11003138
Filing Dt:
12/03/2004
Publication #:
Pub Dt:
07/14/2005
Title:
DOPANT BARRIER FOR DOPED GLASS IN MEMORY DEVICES
62
Patent #:
Issue Dt:
10/02/2007
Application #:
11003275
Filing Dt:
12/03/2004
Publication #:
Pub Dt:
06/08/2006
Title:
METHODS OF FORMING INTEGRATED CIRCUITRY, METHODS OF FORMING MEMORY CIRCUITRY, AND METHODS OF FORMING FIELD EFFECT TRANSISTORS
63
Patent #:
Issue Dt:
04/29/2008
Application #:
11003502
Filing Dt:
12/03/2004
Publication #:
Pub Dt:
08/16/2007
Title:
METHOD AND APPARATUS FOR ERASING MEMORY
64
Patent #:
Issue Dt:
07/25/2006
Application #:
11003547
Filing Dt:
12/03/2004
Publication #:
Pub Dt:
06/08/2006
Title:
SYSTEM AND METHOD FOR REDUCING POWER CONSUMPTION DURING EXTENDED REFRESH PERIODS OF DYNAMIC RANDOM ACCESS MEMORY DEVICES
65
Patent #:
Issue Dt:
10/24/2006
Application #:
11003642
Filing Dt:
12/03/2004
Publication #:
Pub Dt:
05/12/2005
Title:
CAPACITOR CONSTRUCTIONS
66
Patent #:
Issue Dt:
09/19/2006
Application #:
11003694
Filing Dt:
12/03/2004
Publication #:
Pub Dt:
04/21/2005
Title:
SEMICONDUCTOR SUBSTRATE FOR BUILD-UP PACKAGES
67
Patent #:
Issue Dt:
05/22/2007
Application #:
11003832
Filing Dt:
12/03/2004
Publication #:
Pub Dt:
04/14/2005
Title:
METHODS FOR EPOXY LOC DIE ATTACHMENT
68
Patent #:
Issue Dt:
02/14/2006
Application #:
11004069
Filing Dt:
12/03/2004
Publication #:
Pub Dt:
04/14/2005
Title:
NON-VOLATILE MEMORY WITH TEST ROWS FOR DISTURB DETECTION
69
Patent #:
Issue Dt:
03/20/2007
Application #:
11004454
Filing Dt:
12/03/2004
Publication #:
Pub Dt:
05/12/2005
Title:
ERASE BLOCK DATA SPLITTING
70
Patent #:
Issue Dt:
09/18/2007
Application #:
11004702
Filing Dt:
12/03/2004
Publication #:
Pub Dt:
05/12/2005
Title:
METHOD FOR IMPROVED DEPOSITION OF DIELECTRIC MATERIAL
71
Patent #:
Issue Dt:
05/30/2006
Application #:
11005712
Filing Dt:
12/07/2004
Publication #:
Pub Dt:
05/19/2005
Title:
THREE-DIMENSIONAL PHOTONIC CRYSTAL WAVEGUIDE STRUCTURE AND METHOD
72
Patent #:
Issue Dt:
03/25/2008
Application #:
11005909
Filing Dt:
12/06/2004
Publication #:
Pub Dt:
04/21/2005
Title:
NOR FLASH MEMORY CELL WITH HIGH STORAGE DENSITY
73
Patent #:
Issue Dt:
06/20/2006
Application #:
11006043
Filing Dt:
12/07/2004
Publication #:
Pub Dt:
04/21/2005
Title:
METHOD OF USING FOAMED INSULATORS IN THREE DIMENSIONAL MULTICHIP STRUCTURES
74
Patent #:
Issue Dt:
12/20/2005
Application #:
11006045
Filing Dt:
12/07/2004
Publication #:
Pub Dt:
04/21/2005
Title:
APPARATUS AND METHOD FOR DYNAMICALLY REPAIRING A SEMICONDUCTOR MEMORY
75
Patent #:
Issue Dt:
09/26/2006
Application #:
11006312
Filing Dt:
12/06/2004
Publication #:
Pub Dt:
04/21/2005
Title:
NOR FLASH MEMORY CELL WITH HIGH STORAGE DENSITY
76
Patent #:
Issue Dt:
08/15/2006
Application #:
11006328
Filing Dt:
12/06/2004
Publication #:
Pub Dt:
05/05/2005
Title:
SYNCHRONOUS FLASH MEMORY WITH TEST CODE INPUT
77
Patent #:
Issue Dt:
08/28/2007
Application #:
11006364
Filing Dt:
12/07/2004
Publication #:
Pub Dt:
06/08/2006
Title:
CURRENT DIFFERENTIAL BUFFER
78
Patent #:
Issue Dt:
02/13/2007
Application #:
11007138
Filing Dt:
12/07/2004
Publication #:
Pub Dt:
09/15/2005
Title:
INTERCONNECTING CONDUCTIVE LAYERS OF MEMORY DEVICES
79
Patent #:
Issue Dt:
09/20/2005
Application #:
11007219
Filing Dt:
12/09/2004
Publication #:
Pub Dt:
05/12/2005
Title:
INTEGRATED SEMICONDUCTOR MEMORY CHIP WITH PRESENCE DETECT DATA CAPABILITY
80
Patent #:
Issue Dt:
03/18/2008
Application #:
11007502
Filing Dt:
12/07/2004
Publication #:
Pub Dt:
05/12/2005
Title:
METHOD AND APPARATUS FOR REDUNDANT LOCATION ADDRESSING USING DATA COMPRESSION
81
Patent #:
Issue Dt:
08/15/2006
Application #:
11007885
Filing Dt:
12/09/2004
Publication #:
Pub Dt:
05/12/2005
Title:
PROGRAMMABLE MEMORY DEVICES SUPPORTED BY SEMICONDUCTOR SUBSTRATES
82
Patent #:
Issue Dt:
02/12/2008
Application #:
11008586
Filing Dt:
12/09/2004
Publication #:
Pub Dt:
03/16/2006
Title:
METHOD AND APPARATUS FOR A CONTINUOUS READ COMMAND IN AN EXTENDED MEMORY ARRAY
83
Patent #:
Issue Dt:
10/30/2007
Application #:
11008588
Filing Dt:
12/09/2004
Publication #:
Pub Dt:
03/16/2006
Title:
SERIAL MEMORY COMPRISING MEANS FOR PROTECTING AN EXTENDED MEMORY ARRAY DURING A WRITE OPERATION
84
Patent #:
Issue Dt:
09/18/2007
Application #:
11009665
Filing Dt:
12/10/2004
Publication #:
Pub Dt:
06/15/2006
Title:
TRENCH INSULATION STRUCTURES INCLUDING AN OXIDE LINER THAT IS THINNER ALONG THE WALLS OF THE TRENCH THAN ALONG THE BASE
85
Patent #:
Issue Dt:
10/30/2007
Application #:
11009687
Filing Dt:
12/10/2004
Publication #:
Pub Dt:
08/25/2005
Title:
METHOD FOR REDUCING DEFECTS AFTER A METAL ETCHING IN SEMICONDUCTOR DEVICES
86
Patent #:
Issue Dt:
06/26/2007
Application #:
11010529
Filing Dt:
12/13/2004
Publication #:
Pub Dt:
06/15/2006
Title:
LANTHANUM HAFNIUM OXIDE DIELECTRICS
87
Patent #:
Issue Dt:
08/08/2006
Application #:
11010574
Filing Dt:
12/14/2004
Publication #:
Pub Dt:
07/14/2005
Title:
FOLDED DRAM CAM CELL
88
Patent #:
Issue Dt:
11/01/2005
Application #:
11010671
Filing Dt:
12/13/2004
Publication #:
Pub Dt:
05/12/2005
Title:
MAGNETIC NON-VOLATILE MEMORY COIL LAYOUT ARCHITECTURE AND PROCESS INTEGRATION SCHEME
89
Patent #:
Issue Dt:
04/03/2007
Application #:
11010752
Filing Dt:
12/13/2004
Publication #:
Pub Dt:
06/15/2006
Title:
METHODS OF REDUCING FLOATING BODY EFFECT
90
Patent #:
Issue Dt:
10/02/2007
Application #:
11010951
Filing Dt:
12/13/2004
Publication #:
Pub Dt:
06/08/2006
Title:
ANNULAR GATE AND TECHNIQUE FOR FABRICATING AN ANNULAR GATE
91
Patent #:
Issue Dt:
05/06/2008
Application #:
11012533
Filing Dt:
12/15/2004
Publication #:
Pub Dt:
06/23/2005
Title:
VOLTAGE TRANSLATING CONTROL STRUCTURE
92
Patent #:
Issue Dt:
03/25/2008
Application #:
11012584
Filing Dt:
12/14/2004
Publication #:
Pub Dt:
05/05/2005
Title:
APPARATUS AND METHOD FOR DEPOSITING AND REFLOWING SOLDER PASTE ON A MICROELECTRONIC WORKPIECE
93
Patent #:
Issue Dt:
08/12/2008
Application #:
11012693
Filing Dt:
12/15/2004
Publication #:
Pub Dt:
06/23/2005
Title:
RESET RAMP CONTROL
94
Patent #:
Issue Dt:
10/02/2007
Application #:
11012712
Filing Dt:
12/15/2004
Publication #:
Pub Dt:
06/23/2005
Title:
RESET CIRCUIT
95
Patent #:
Issue Dt:
02/19/2008
Application #:
11013123
Filing Dt:
12/15/2004
Publication #:
Pub Dt:
06/23/2005
Title:
ESD BONDING PAD
96
Patent #:
Issue Dt:
06/05/2007
Application #:
11013210
Filing Dt:
12/14/2004
Publication #:
Pub Dt:
07/28/2005
Title:
LIGHTLY DOPED DRAIN MOS TRANSISTOR
97
Patent #:
Issue Dt:
08/30/2005
Application #:
11013377
Filing Dt:
12/17/2004
Publication #:
Pub Dt:
05/12/2005
Title:
SILICON-ON-INSULATOR COMPRISING INTEGRATED CIRCUITRY
98
Patent #:
Issue Dt:
09/23/2008
Application #:
11013487
Filing Dt:
12/16/2004
Publication #:
Pub Dt:
05/19/2005
Title:
SEMICONDUCTOR/PRINTED CIRCUIT BOARD ASSEMBLY, AND COMPUTER SYSTEM
99
Patent #:
Issue Dt:
11/24/2009
Application #:
11014270
Filing Dt:
12/16/2004
Publication #:
Pub Dt:
05/05/2005
Title:
SYSTEM AND METHOD FOR TESTING A MODEM
100
Patent #:
Issue Dt:
11/28/2006
Application #:
11015689
Filing Dt:
12/17/2004
Publication #:
Pub Dt:
05/19/2005
Title:
DRAM CONSTRUCTIONS, MEMORY ARRAYS AND SEMICONDUCTOR CONSTRUCTIONS
Assignor
1
Exec Dt:
06/29/2018
Assignee
1
8000 S. FEDERAL WAY
BOISE, IDAHO 83707
Correspondence name and address
WSGR, C/O QUI LU FLOOD, SENIOR PARALEGAL
ONE MARKET, SPEAR TOWER, SUITE 3300
SAN FRANCISCO, CA 94105

Search Results as of: 05/13/2024 08:33 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT