|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
11015703
|
Filing Dt:
|
12/17/2004
|
Publication #:
|
|
Pub Dt:
|
05/12/2005
| | | | |
Title:
|
REDUCED POWER REDUNDANCY ADDRESS DECODER AND COMPARISON CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
11015967
|
Filing Dt:
|
12/17/2004
|
Title:
|
METHOD AND APPARATUS FOR PROVIDING A CONNECTION MATRIX
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2009
|
Application #:
|
11016197
|
Filing Dt:
|
12/17/2004
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
CASCADED CONNECTION MATRICES IN A DISTRIBUTED CROSS-CONNECTION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
11018366
|
Filing Dt:
|
12/22/2004
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
SMALL ELECTRODE FOR RESISTANCE VARIABLE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
11018580
|
Filing Dt:
|
12/21/2004
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
BOOSTED SUBSTRATE/TUB PROGRAMMING FOR FLASH MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2006
|
Application #:
|
11018810
|
Filing Dt:
|
12/21/2004
|
Publication #:
|
|
Pub Dt:
|
05/12/2005
| | | | |
Title:
|
DUTY CYCLE DISTORTION COMPENSATION FOR THE DATA OUTPUT OF A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
11018848
|
Filing Dt:
|
12/20/2004
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
11020757
|
Filing Dt:
|
12/23/2004
|
Publication #:
|
|
Pub Dt:
|
06/29/2006
| | | | |
Title:
|
LOW VOLTAGE CMOS DIFFERENTIAL AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
11021175
|
Filing Dt:
|
12/23/2004
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
Title:
|
TECHNIQUES FOR PACKAGING MULTIPLE DEVICE COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
11021639
|
Filing Dt:
|
12/22/2004
|
Publication #:
|
|
Pub Dt:
|
03/02/2006
| | | | |
Title:
|
DOUBLE-SIDED CONTAINER CAPACITORS USING A SACRIFICIAL LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11022212
|
Filing Dt:
|
12/23/2004
|
Publication #:
|
|
Pub Dt:
|
06/29/2006
| | | | |
Title:
|
SCALABLE TRACEBACK TECHNIQUE FOR CHANNEL DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
11023719
|
Filing Dt:
|
12/28/2004
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
METHOD OF FABRICATING MEMORY TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2007
|
Application #:
|
11024106
|
Filing Dt:
|
12/28/2004
|
Publication #:
|
|
Pub Dt:
|
07/14/2005
| | | | |
Title:
|
ETCH STOP LAYER IN POLY-METAL STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
11024956
|
Filing Dt:
|
12/29/2004
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
SYSTEMS AND METHODS FOR EFFICIENT OPERATIONS OF COMPONENTS IN A WIRELESS COMMUNICATIONS DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11025420
|
Filing Dt:
|
12/28/2004
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
TECHNIQUES FOR TRANSMITTING AND RECEIVING TRAFFIC OVER ADVANCED SWITCHING COMPATIBLE SWITCH FABRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2008
|
Application #:
|
11025913
|
Filing Dt:
|
01/03/2005
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
SELF-ALIGNED, LOW-RESISTANCE, EFFICIENT MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
11025960
|
Filing Dt:
|
01/03/2005
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
WELL FOR CMOS IMAGER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
11026822
|
Filing Dt:
|
12/29/2004
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
11027343
|
Filing Dt:
|
12/30/2004
|
Publication #:
|
|
Pub Dt:
|
07/06/2006
| | | | |
Title:
|
SYNCHRONOUS CLOCK GENERATOR INCLUDING DUTY CYCLE CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
11027376
|
Filing Dt:
|
12/29/2004
|
Publication #:
|
|
Pub Dt:
|
06/29/2006
| | | | |
Title:
|
MULTI-PHASE CLOCK SIGNAL GENERATOR AND METHOD HAVING INHERENTLY UNLIMITED FREQUENCY CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11027443
|
Filing Dt:
|
12/30/2004
|
Publication #:
|
|
Pub Dt:
|
07/06/2006
| | | | |
Title:
|
METHODS FOR FORMING INTERCONNECTS IN MICROELECTRONIC WORKPIECES AND MICROELECTRONIC WORKPIECES FORMED USING SUCH METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2008
|
Application #:
|
11027784
|
Filing Dt:
|
12/30/2004
|
Publication #:
|
|
Pub Dt:
|
07/06/2006
| | | | |
Title:
|
SECURE MEMORY CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2009
|
Application #:
|
11027809
|
Filing Dt:
|
12/29/2004
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
APPARATUS FOR CONTROLLING GAS PULSING IN PROCESSES FOR DEPOSITING MATERIALS ONTO MICRO-DEVICE WORKPIECES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2011
|
Application #:
|
11027913
|
Filing Dt:
|
12/28/2004
|
Publication #:
|
|
Pub Dt:
|
06/29/2006
| | | | |
Title:
|
SECURE CONTROLLER FOR BLOCK ORIENTED STORAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
11028090
|
Filing Dt:
|
01/03/2005
|
Publication #:
|
|
Pub Dt:
|
06/02/2005
| | | | |
Title:
|
APPARATUS FOR IMPROVING STABILITY AND LOCK TIME FOR SYNCHRONOUS CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2007
|
Application #:
|
11028361
|
Filing Dt:
|
01/03/2005
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
MODULE ASSEMBLY AND METHOD FOR STACKED BGA PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11028374
|
Filing Dt:
|
01/03/2005
|
Publication #:
|
|
Pub Dt:
|
06/02/2005
| | | | |
Title:
|
METHOD OF MAKING MULTICHIP WAFER LEVEL PACKAGES AND COMPUTING SYSTEMS INCORPORATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
11028475
|
Filing Dt:
|
01/03/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
TRANSISTOR WITH NANOCRYSTALLINE SILICON GATE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
11028892
|
Filing Dt:
|
01/03/2005
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
Title:
|
METHODS OF FABRICATING INTERCONNECTS INCLUDING DEPOSITING A FIRST MATERIAL IN THE INTERCONNECT WITH A THICKNESS OF ANGSTROMS AND A LOW TEMPERATURE FOR SEMICONDUCTOR COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
11028918
|
Filing Dt:
|
01/03/2005
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
Title:
|
METHODS OF FABRICATING INTERCONNECTS FOR SEMICONDUCTOR COMPONENTS INCLUDING A THROUGH HOLE ENTIRELY THROUGH THE COMPONENT AND FORMING A METAL NITRIDE INCLUDING SEPARATE PRECURSOR CYCLES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11028956
|
Filing Dt:
|
01/03/2005
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
METHODS OF FORMING BARIUM STRONTIUM TITANATE LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
11029757
|
Filing Dt:
|
01/05/2005
|
Publication #:
|
|
Pub Dt:
|
07/06/2006
| | | | |
Title:
|
ATOMIC LAYER DEPOSITED HAFNIUM TANTALUM OXIDE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
11029981
|
Filing Dt:
|
01/05/2005
|
Publication #:
|
|
Pub Dt:
|
07/06/2006
| | | | |
Title:
|
READING PHASE CHANGE MEMORIES TO REDUCE READ DISTURBS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2008
|
Application #:
|
11030696
|
Filing Dt:
|
01/06/2005
|
Publication #:
|
|
Pub Dt:
|
06/02/2005
| | | | |
Title:
|
SEMICONDUCTOR DEVICE PRECURSOR STRUCTURES TO A DOUBLE-SIDED CAPACITOR OR A CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2008
|
Application #:
|
11030772
|
Filing Dt:
|
01/06/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
METHOD FOR FABRICATING A SEMICONDUCTOR INTERCONNECT HAVING CONDUCTIVE SPRING CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2005
|
Application #:
|
11031265
|
Filing Dt:
|
01/07/2005
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
CASTELLATION WAFER LEVEL PACKAGING OF INTEGRATED CIRCUIT CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
11031289
|
Filing Dt:
|
01/07/2005
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
LANTHANIDE DOPED TIOX DIELECTRIC FILMS BY PLASMA OXIDATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
11031478
|
Filing Dt:
|
01/07/2005
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
DYNAMIC RANDOM ACCESS MEMORY CIRCUITRY COMPRISING INSULATIVE COLLARS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
11031961
|
Filing Dt:
|
01/07/2005
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
Title:
|
PULSED WRITE TECHNIQUES FOR MAGNETO-RESISTIVE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11032975
|
Filing Dt:
|
01/10/2005
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
INTERCONNECT STRUCTURES WITH BOND-PADS AND METHODS OF FORMING BUMP SITES ON BOND-PADS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
11033525
|
Filing Dt:
|
01/12/2005
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
REVERSE METAL PROCESS FOR CREATING A METAL SILICIDE TRANSISTOR GATE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2008
|
Application #:
|
11033873
|
Filing Dt:
|
01/13/2005
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
METHODS OF OPERATING AND FORMING CHALCOGENIDE GLASS CONSTANT CURRENT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
11033987
|
Filing Dt:
|
01/13/2005
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
CUTTING CAM PEAK POWER BY CLOCK REGIONING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11034165
|
Filing Dt:
|
01/12/2005
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
CMOS IMAGER WITH INTEGRATED NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
11034751
|
Filing Dt:
|
01/14/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
METHOD OF FORMING HIGH GAIN, LOW NOISE, PHOTODIODE SENSOR FOR IMAGE SENSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2008
|
Application #:
|
11035013
|
Filing Dt:
|
01/13/2005
|
Publication #:
|
|
Pub Dt:
|
07/13/2006
| | | | |
Title:
|
OPTIMIZING WRITE/ERASE OPERATIONS IN MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11035298
|
Filing Dt:
|
01/12/2005
|
Publication #:
|
|
Pub Dt:
|
03/09/2006
| | | | |
Title:
|
METHODS OF FORMING A LAYER COMPRISING EPITAXIAL SILICON, AND METHODS OF FORMING FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
11036163
|
Filing Dt:
|
01/14/2005
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
MEMORY ARRAY BURIED DIGIT LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2008
|
Application #:
|
11036179
|
Filing Dt:
|
01/14/2005
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
CONTROLLING OPERATION OF FLASH MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2008
|
Application #:
|
11036296
|
Filing Dt:
|
01/14/2005
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
LOW-TEMPERATURE GROWN HIGH QUALITY ULTRA-THIN COTIO3 GATE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
11037831
|
Filing Dt:
|
01/18/2005
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
FOLDED BIT LINE DRAM WITH VERTICAL ULTRA THIN BODY TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11037850
|
Filing Dt:
|
01/18/2005
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
FORMING A CARBON LAYER BETWEEN PHASE CHANGE LAYERS OF A PHASE CHANGE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2006
|
Application #:
|
11037915
|
Filing Dt:
|
01/18/2005
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
LOW VOLTAGE SENSE AMPLIFIER FOR OPERATION UNDER A REDUCED BIT LINE BIAS VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
11038336
|
Filing Dt:
|
01/19/2005
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
REDUCING SHUNTS IN MEMORIES WITH PHASE-CHANGE MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
11038400
|
Filing Dt:
|
01/19/2005
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR ENHANCED SENSING OF LOW VOLTAGE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
11038673
|
Filing Dt:
|
01/19/2005
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
OPTIMIZED OPTICAL LITHOGRAPHY ILLUMINATION SOURCE FOR USE DURING THE MANUFACTURE OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
11039564
|
Filing Dt:
|
01/19/2005
|
Publication #:
|
|
Pub Dt:
|
07/20/2006
| | | | |
Title:
|
NUCLEATION METHOD FOR ATOMIC LAYER DEPOSITION OF COBALT ON BARE SILICON DURING THE FORMATION OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2007
|
Application #:
|
11040574
|
Filing Dt:
|
01/20/2005
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE ASSEMBLY AND METHOD FOR ELECTRICALLY ISOLATING MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
11040575
|
Filing Dt:
|
01/20/2005
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE ASSEMBLY AND METHOD FOR ELECTRICALLY ISOLATING MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2007
|
Application #:
|
11040576
|
Filing Dt:
|
01/20/2005
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE ASSEMBLY AND METHOD FOR ELECTRICALLY ISOLATING MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
11040748
|
Filing Dt:
|
01/21/2005
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
ELECTROSTATIC DISCHARGE (ESD) PROTECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
11041106
|
Filing Dt:
|
01/20/2005
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE ASSEMBLY AND METHOD FOR ELECTRICALLY ISOLATING MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
11041357
|
Filing Dt:
|
01/24/2005
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
SELECTIVE POLYSILICON STUD GROWTH
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
11041689
|
Filing Dt:
|
01/24/2005
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
Title:
|
SELECTIVE POLYSILICON STUD GROWTH
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11041800
|
Filing Dt:
|
01/24/2005
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
AUDIO VOLUME CONTROL FOR COMPUTER SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2009
|
Application #:
|
11042207
|
Filing Dt:
|
01/26/2005
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
METHOD OF FORMING A MEMORY DEVICE HAVING A STORAGE TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2007
|
Application #:
|
11042537
|
Filing Dt:
|
01/25/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
1 X N FANOUT WAVEGUIDE PHOTODETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
11043011
|
Filing Dt:
|
01/25/2005
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
ENABLING TEST MODES OF INDIVIDUAL INTEGRATED CIRCUIT DEVICES OUT OF A PLURALITY OF INTEGRATED CIRCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
11043018
|
Filing Dt:
|
01/24/2005
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
Title:
|
COLUMN ADDRESS PATH CIRCUIT AND METHOD FOR MEMORY DEVICES HAVING A BURST ACCESS MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
11043349
|
Filing Dt:
|
01/26/2005
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
ELECTROSTATIC DISCHARGE PROTECTION WITH INPUT IMPEDANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
11043437
|
Filing Dt:
|
01/27/2005
|
Publication #:
|
|
Pub Dt:
|
07/14/2005
| | | | |
Title:
|
MATCH LINE SENSING AMPLIFIER FOR CONTENT ADDRESSABLE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
11043741
|
Filing Dt:
|
01/26/2005
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
FORMING INTEGRATED CIRCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11043838
|
Filing Dt:
|
01/26/2005
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
ISOLATION REGIONS FOR SEMICONDUCTOR DEVICES AND THEIR FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11043998
|
Filing Dt:
|
01/28/2005
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
IMAGER FLOATING DIFFUSION REGION AND PROCESS FOR FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
11044094
|
Filing Dt:
|
01/27/2005
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
Title:
|
CMP CLEANING COMPOSITION WITH MICROBIAL INHIBITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
11044443
|
Filing Dt:
|
01/26/2005
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
VIAS HAVING VARYING DIAMETERS AND FILLS FOR USE WITH A SEMICONDUCTOR DEVICE AND METHODS OF FORMING SEMICONDUCTOR DEVICE STRUCTURES INCLUDING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
11044682
|
Filing Dt:
|
01/27/2005
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
VERTICAL DEVICE 4F2 EEPROM MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2007
|
Application #:
|
11044703
|
Filing Dt:
|
01/27/2005
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
SCALABLE HIGH DENSITY NON-VOLATILE MEMORY CELLS IN A CONTACTLESS MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
11044941
|
Filing Dt:
|
01/27/2005
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
SEMICONDUCTOR INTERCONNECT HAVING SEMICONDUCTOR SPRING CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
11047442
|
Filing Dt:
|
01/31/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
LOW-SWING LEVEL SHIFTER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2007
|
Application #:
|
11047476
|
Filing Dt:
|
01/31/2005
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
METHODS FOR FILLING HIGH ASPECT RATIO TRENCHES IN SEMICONDUCTOR LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
11047809
|
Filing Dt:
|
02/01/2005
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
METHOD FOR PROGRAMMING AND ERASING AN NROM CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2008
|
Application #:
|
11048227
|
Filing Dt:
|
02/01/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
WAFER-LEVEL REDISTRIBUTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
11048387
|
Filing Dt:
|
02/01/2005
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
DATA STORAGE DEVICE AND REFRESHING METHOD FOR USE WITH SUCH DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
11048843
|
Filing Dt:
|
02/03/2005
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
REDUCING POWER DISSIPATION IN A MATCH DETECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11049435
|
Filing Dt:
|
02/01/2005
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
METHOD AND AN APPARATUS FOR A HARD-CODED BIT VALUE CHANGEABLE IN ANY LAYER OF METAL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
11049524
|
Filing Dt:
|
02/01/2005
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
METHOD AND AN APPARATUS FOR A HARD-CODED BIT VALUE CHANGEABLE IN ANY LAYER OF METAL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2008
|
Application #:
|
11050057
|
Filing Dt:
|
02/03/2005
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
METHOD OF FABRICATING STACKED LOCAL INTERCONNECT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11050088
|
Filing Dt:
|
02/03/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
METHODS OF FORMING CAPACITORS AND ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11051119
|
Filing Dt:
|
02/03/2005
|
Publication #:
|
|
Pub Dt:
|
08/03/2006
| | | | |
Title:
|
DRAM ARRAYS, VERTICAL TRANSISTOR STRUCTURES AND METHODS OF FORMING TRANSISTOR STRUCTURES AND DRAM ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2008
|
Application #:
|
11052279
|
Filing Dt:
|
02/07/2005
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
Title:
|
SEMICONDUCTOR COMPONENT HAVING THINNED DIE, POLYMER LAYERS, CONTACTS ON OPPOSING SIDES, AND CONDUCTIVE VIAS CONNECTING THE CONTACTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
11052378
|
Filing Dt:
|
02/07/2005
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
Title:
|
WAFER LEVEL SEMICONDUCTOR COMPONENT HAVING THINNED, ENCAPSULATED DICE AND POLYMER DAM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
11053351
|
Filing Dt:
|
02/08/2005
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
SEMICONDUCTOR DEVICE STRUCTURES INCLUDING PROTECTIVE LAYERS FORMED FROM HEALABLE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
11053577
|
Filing Dt:
|
02/08/2005
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
Title:
|
ATOMIC LAYER DEPOSITION OF DY DOPED HFO2 FILMS AS GATE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
11053671
|
Filing Dt:
|
02/07/2005
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE ASSEMBLY AND METHOD FOR ELECTRICALLY ISOLATING MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
11053798
|
Filing Dt:
|
02/09/2005
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
METAL PLATING USING SEED FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
11053984
|
Filing Dt:
|
02/08/2005
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
Title:
|
METHODS OF ADHERING MICROFEATURE WORKPIECES, INCLUDING A CHIP, TO A SUPPORT MEMBER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
11054018
|
Filing Dt:
|
02/09/2005
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
METAL PLATING USING SEED FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
11054645
|
Filing Dt:
|
02/08/2005
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
Title:
|
CIRCUIT AND METHOD FOR READING AN ANTIFUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
11054885
|
Filing Dt:
|
02/09/2005
|
Publication #:
|
|
Pub Dt:
|
08/10/2006
| | | | |
Title:
|
CLOCK GENERATING CIRCUIT WITH MULTIPLE MODES OF OPERATION
|
|