|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
09388857
|
Filing Dt:
|
09/01/1999
|
Publication #:
|
|
Pub Dt:
|
01/30/2003
| | | | |
Title:
|
SEMICONDUCTOR PROCESSING METHODS OF FORMING TRANSISTORS, SEMICONDUCTOR PROCESSING METHODS OF FORMING DYNAMIC RANDOM ACCESS MEMORY CIRCUITRY, AND RELATED INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09389285
|
Filing Dt:
|
09/02/1999
|
Title:
|
UNIFORM TEMPERATURE ENVIRONMENTAL TESTING METHOD FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09389295
|
Filing Dt:
|
09/02/1999
|
Title:
|
CHANNEL IMPLANT THROUGH GATE POLYSILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
09389526
|
Filing Dt:
|
09/02/1999
|
Title:
|
SEMICONDUCTOR PROCESSING METHOD OF REDUCING AN ETCH RATE OF ONE PORTION OF A DOPED MATERIAL RELATIVE TO ANOTHER PORTION, AND METHODS OF FORMING OPENINGS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09389536
|
Filing Dt:
|
09/02/1999
|
Title:
|
LASER PYROLYSIS PARTICLE FORMING METHOD AND PARTICLE FORMING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09389656
|
Filing Dt:
|
09/02/1999
|
Title:
|
METHOD TO FABRICATE AN INTRINSIC POLYCRYSTALLINE SILICON FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09389662
|
Filing Dt:
|
09/02/1999
|
Title:
|
OUTPUT DRIVER HAVING A PROGRAMMABLE EDGE RATE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09389664
|
Filing Dt:
|
08/31/1999
|
Title:
|
METHODS FOR PREDICTING POLISHING PARAMETERS OF POLISHING PADS AND METHODS AND MACHINES FOR PLANARIZING MICROELECTRONIC SUBSTRATE ASSEMBLIES IN MECHANICAL OR CHEMICAL-MECHANICAL PLANARIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
09389670
|
Filing Dt:
|
09/02/1999
|
Publication #:
|
|
Pub Dt:
|
06/13/2002
| | | | |
Title:
|
METHODS OF FORMING DRAM ASSEMBLIES, TRANSISTOR DEVICES, AND OPENINGS IN SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
09389844
|
Filing Dt:
|
09/02/1999
|
Publication #:
|
|
Pub Dt:
|
05/23/2002
| | | | |
Title:
|
BOARD-ON-CHIP PACKAGES WITH CONDUCTIVE FOIL ON THE CHIP SURFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2000
|
Application #:
|
09389866
|
Filing Dt:
|
09/02/1999
|
Title:
|
METHOD OF FORMING A CONTAINER CAPACITOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09389870
|
Filing Dt:
|
09/02/1999
|
Title:
|
METHOD OF FABRICATING ATTENUATED PHASE SHIFT MASK
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09389994
|
Filing Dt:
|
09/03/1999
|
Title:
|
ORGANIZATION OF BLOCKS WITHIN A NONVOLATILE MEMORY UNIT TO EFFECTIVELY DECREASE SECTOR WRITE OPERATION TIME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09391078
|
Filing Dt:
|
09/02/1999
|
Title:
|
METHOD OF PROCESSING A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09392937
|
Filing Dt:
|
09/09/1999
|
Title:
|
METHOD FOR MANUFACTURING ELECTRONIC DEVICES COMPRISING NON-VOLATILE MEMORY CELLS AND LV TRANSISTORS WITH SALICIDED JUNCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09393078
|
Filing Dt:
|
09/07/1999
|
Title:
|
CAPACITORS, METHODS OF FORMING CAPACITORS, AND INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2002
|
Application #:
|
09393477
|
Filing Dt:
|
09/10/1999
|
Title:
|
STOCHASTIC SAMPLING WITH CONSTANT DENSITY IN OBJECT SPACE FOR ANISOTROPIC TEXTURE MAPPING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2000
|
Application #:
|
09393757
|
Filing Dt:
|
09/10/1999
|
Title:
|
STEREOSCOPIC IMAGE SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09395000
|
Filing Dt:
|
09/13/1999
|
Title:
|
METHOD AND APPARATUS FOR INTERLACED IMAGE ENHANCEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
09395777
|
Filing Dt:
|
09/14/1999
|
Title:
|
METHOD AND APPARATUS FOR ULTRASONIC WET ETCHING OF SILICON
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2001
|
Application #:
|
09397387
|
Filing Dt:
|
09/15/1999
|
Title:
|
METHOD FOR MAINTAINING THE MEMORY CONTENT OF NON-VOLATILE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
09398575
|
Filing Dt:
|
09/17/1999
|
Title:
|
METHOD OF MAKING A SOCKET ASSEMBLY FOR USE WITH A SOLDER BALL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09399591
|
Filing Dt:
|
09/20/1999
|
Title:
|
PLATINUM -CONTAINING MATERIALS AND CATALYSTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09399640
|
Filing Dt:
|
09/20/1999
|
Title:
|
METHOD AND APPARATUS FOR AUTOMATICALLY POSITIONING ELECTRONIC DICE WITHIN COMPONENT PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09405091
|
Filing Dt:
|
09/27/1999
|
Publication #:
|
|
Pub Dt:
|
12/20/2001
| | | | |
Title:
|
TRENCH DRAM CELL WITH VERTICAL DEVICE AND BURIED WORD LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09406329
|
Filing Dt:
|
09/27/1999
|
Title:
|
METHOD AND APPARATUS FOR RAPID INITIALIZATION OF CHARGE PUMP CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
09409367
|
Filing Dt:
|
09/30/1999
|
Title:
|
METHOD AND APPARATUS FOR AN ADJUSTABLE DELAY CIRCUIT HAVING ARRANGED SERIALLY COARSE STAGES RECEIVED BY A FINE DELAY STAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2001
|
Application #:
|
09409523
|
Filing Dt:
|
09/30/1999
|
Title:
|
METHOD AND APPARATUS TO REDUCE MEMORY READ LATENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09410400
|
Filing Dt:
|
10/01/1999
|
Title:
|
METHOD AND APPARATUS FOR TRANSFERRING WAFER CASSETTES IN MICROELECTRONIC MANUFACTURING ENVIRONMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09410969
|
Filing Dt:
|
10/04/1999
|
Publication #:
|
|
Pub Dt:
|
05/31/2001
| | | | |
Title:
|
SUBSTRATE COATING APPARATUS AND SEMICONDUCTOR PROCESSING METHOD OF IMPROVING UNIFORMITY OF LIQUID DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09411498
|
Filing Dt:
|
10/04/1999
|
Title:
|
SPIN COATING SPINDLE AND CHUCK ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09413382
|
Filing Dt:
|
10/06/1999
|
Title:
|
ADDRESS TRANSITION DETECTOR IN SEMICONDUCTOR MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2001
|
Application #:
|
09415739
|
Filing Dt:
|
10/12/1999
|
Title:
|
DOWNSET LEAD FRAME FOR SEMICONDUCTOR PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09416301
|
Filing Dt:
|
10/12/1999
|
Title:
|
METHOD AND APPARATUS FOR CIRCUIT VARIABLE UPDATES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2001
|
Application #:
|
09417029
|
Filing Dt:
|
10/12/1999
|
Title:
|
CIRCUIT AND A METHOD FOR CONFIGURING PAD CONNECTIONS IN AN INTEGRATED DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09417964
|
Filing Dt:
|
10/13/1999
|
Title:
|
METHOD AND APPARATUS FOR PROVIDING VISIBILITY AND CONTROL OVER COMPONENTS WITHIN A PROGRAMMABLE LOGIC CIRCUIT FOR EMULATION PURPOSES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09418465
|
Filing Dt:
|
10/15/1999
|
Title:
|
APPARATUS FOR FLEXIBLY ALLOCATING REQUEST/GRANT PINS BETWEEN MULTIPLE BUS CONTROLLERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09418466
|
Filing Dt:
|
10/15/1999
|
Title:
|
METHOD FOR PRESERVING MEMORY REQUEST ORDERING ACROSS MULTIPLE MEMORY CONTROLLERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09418467
|
Filing Dt:
|
10/15/1999
|
Title:
|
APPARATUS FOR PRESERVING MEMORY REQUEST ORDERING ACROSS MULTIPLE MEMORY CONTROLLERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09418468
|
Filing Dt:
|
10/15/1999
|
Title:
|
METHOD FOR FLEXIBLY ALLOCATING REQUEST/GRANT PINS BETWEEN MULTIPLE BUS CONTROLLERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09419403
|
Filing Dt:
|
10/14/1999
|
Title:
|
SIMPLIFIED PROCESS FOR DEFINING THE TUNNEL AREA IN NON-ALIGNED, NON-VOLATILE SEMICONDUCTOR MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
09420205
|
Filing Dt:
|
10/18/1999
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
METHODS OF PATTERNING RADIATION , METHODS OF FORMING RADIATION- PATTERNING TOOLS, AND RADIATION-PATTERNING TOOLS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09420964
|
Filing Dt:
|
10/20/1999
|
Title:
|
METHOD OF FORMING A DOPED REGION IN A SEMICONDUCTOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
09421165
|
Filing Dt:
|
10/19/1999
|
Title:
|
METHOD OF FORMING WIRE LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
09422887
|
Filing Dt:
|
10/21/1999
|
Title:
|
ANGULARLY OFFSET STACKED DIE MULTICHIP DEVICE AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09425115
|
Filing Dt:
|
10/20/1999
|
Title:
|
TUNGSTEN CHEMICAL-MECHANICAL POLISHING PROCESS USING A FIXED ABRASIVE POLISHING PAD AND A TUNGSTEN LAYER CHEMICAL-MECHANICAL POLISHING SOLUTION SPECIFICALLY ADAPTED FOR CHEMICAL-MECHANICAL POLISHING WITH A FIXED ABRASIVE PAD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
09425446
|
Filing Dt:
|
10/22/1999
|
Title:
|
DEVICE FOR READING ANALOG NONVOLATILE MEMORY CELLS, IN PARTICULAR FLASH CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2001
|
Application #:
|
09426634
|
Filing Dt:
|
10/26/1999
|
Title:
|
CIRCUIT FOR PREVENTING BUS CONTENTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09428683
|
Filing Dt:
|
10/27/1999
|
Title:
|
NONVOLATILE MEMORY TEST STRUCTURE AND NONVOLATILE MEMORY RELIABILITY TEST METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09429882
|
Filing Dt:
|
10/29/1999
|
Title:
|
OPTICAL RANGE FINDER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
09432050
|
Filing Dt:
|
11/01/1999
|
Title:
|
ELASTIC BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09432134
|
Filing Dt:
|
11/02/1999
|
Title:
|
METHOD AND APPARATUS FOR ADAPTIVE HIERARCHICAL VISIBILITY IN A TILED THREE-DIMENSIONAL GRAPHICS ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2004
|
Application #:
|
09432687
|
Filing Dt:
|
11/03/1999
|
Publication #:
|
|
Pub Dt:
|
11/15/2001
| | | | |
Title:
|
METHOD AND DEVICE TO USE MEMORY ACCESS REQUEST TAGS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
09433513
|
Filing Dt:
|
11/03/1999
|
Title:
|
CIRCUIT HAVING A LONG L DEVICE CONFIGURED FOR TESTING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2001
|
Application #:
|
09434250
|
Filing Dt:
|
11/05/1999
|
Title:
|
SELF-TUNING AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09435237
|
Filing Dt:
|
11/05/1999
|
Title:
|
PLASMA PROCESSING TOOLS, DUAL-SOURCE PLASMA ETCHERS, DUAL-SOURCE PLASMA ETCHING METHODS, AND METHODS OF FORMING PLANAR COIL DUAL-SOURCE PLASMA ETCHERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09436483
|
Filing Dt:
|
11/08/1999
|
Title:
|
INTERCONNECT AND SYSTEM FOR MAKING TEMPORARY ELECTRICAL CONNECTIONS TO SEMICONDUCTOR COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
09436967
|
Filing Dt:
|
11/09/1999
|
Title:
|
ANODE SCREEN FOR A PHOSPHOR DISPLAY WITH A PLURALITY OF PIXEL REGIONS DEFINING PHOSPHOR LAYER HOLES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09437595
|
Filing Dt:
|
11/10/1999
|
Title:
|
MULTI-CHIP MODULE WITH STACKED DICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09437870
|
Filing Dt:
|
11/10/1999
|
Title:
|
COUPLING SPACED BOND PADS TO A CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09438186
|
Filing Dt:
|
11/11/1999
|
Title:
|
GATE ENHANCEMENT CHARGE PUMP FOR LOW VOLTAGE POWER SUPPLY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09438232
|
Filing Dt:
|
11/12/1999
|
Title:
|
DEVICE AND METHOD FOR PROGRAMMING NONVOLATILE MEMORY CELLS WITH AUTOMATIC GENERATION OF PROGRAMMING VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09438823
|
Filing Dt:
|
11/12/1999
|
Title:
|
CIRCUIT FOR HIGH-PRECISION ANALOG READING OF NONVOLATILE MEMORY CELLS, IN PARTICULAR ANALOG OR MULTILEVEL FLASH OR EEPROM MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09440380
|
Filing Dt:
|
11/15/1999
|
Title:
|
METHOD FOR FABRICATING A SEMICONDUCTOR COMPONENT WITH EXTERNAL POLYMER SUPPORT LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2000
|
Application #:
|
09440839
|
Filing Dt:
|
11/15/1999
|
Title:
|
WAFER CARRIER HAVING BOTH A RIGID STRUCTURE AND RESISTANCE TO CORROSIVE ENVIRONMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09440986
|
Filing Dt:
|
11/16/1999
|
Title:
|
DATA PIPELINING METHOD AND APPARATUS FOR MEMORY CONTROL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
09441524
|
Filing Dt:
|
11/16/1999
|
Title:
|
MULTI-PART LEAD FRAME WITH DISSIMILAR MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09442834
|
Filing Dt:
|
11/18/1999
|
Title:
|
IMPROVED FIELD-EFFECT TRANSISTOR AND CORRESPONDING MANUFACTURING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09444024
|
Filing Dt:
|
11/19/1999
|
Publication #:
|
|
Pub Dt:
|
11/15/2001
| | | | |
Title:
|
MOSFET WITH NITROGEN ATOMS IN THE GATE OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09444280
|
Filing Dt:
|
11/19/1999
|
Title:
|
MICROELECTRONIC DEVICE FABRICATING METHOD, INTEGRATED CIRCUIT, AND INTERMEDIATE CONSTRUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09447531
|
Filing Dt:
|
11/23/1999
|
Title:
|
CIRCUIT FOR PARALLEL PROGRAMMING NONVOLATILE MEMORY CELLS, WITH ADJUSTABLE PROGRAMMING SPEED
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09447983
|
Filing Dt:
|
11/23/1999
|
Title:
|
METHOD OF FABRICATING A MULTI-CHIP MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
09448020
|
Filing Dt:
|
11/23/1999
|
Title:
|
METHODS AND ETCHANTS FOR ETCHING OXIDES OF SILICON WITH LOW SELECTIVITY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
09449026
|
Filing Dt:
|
11/24/1999
|
Publication #:
|
|
Pub Dt:
|
11/01/2001
| | | | |
Title:
|
METHODS OF FORMING AN INTEGRATED CIRCUIT DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09449044
|
Filing Dt:
|
11/24/1999
|
Title:
|
PROCESS FOR INTEGRATING IN A SAME CHIP A NON-VOLATILE MEMORY AND A HIGH-PERFORMANCE LOGIC CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09449168
|
Filing Dt:
|
11/24/1999
|
Title:
|
METHOD FOR HIGH PRECISION PROGRAMMING NONVOLATILE MEMORY CELLS, WITH OPTIMIZED PROGRAMMING SPEED
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
09449782
|
Filing Dt:
|
11/26/1999
|
Title:
|
COMMAND LINE OUTPUT REDIRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2002
|
Application #:
|
09452725
|
Filing Dt:
|
11/30/1999
|
Title:
|
METHODS OF FORMING DIODES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09453753
|
Filing Dt:
|
12/02/1999
|
Title:
|
MULTIPLE LEVEL FLOATING-GATE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
09453848
|
Filing Dt:
|
12/01/1999
|
Title:
|
METHODS OF FABRICATING FLAT PANEL EVACUATED DISPLAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2002
|
Application #:
|
09454536
|
Filing Dt:
|
12/06/1999
|
Title:
|
BURIED BIT LINE MEMORY CIRCUITRY, METHOD OF FORMING BURIED BIT LINE MEMORY CIRCUITRY, AND SEMICONDUCTOR PROCESSING METHOD OF FORMING A CONDUCTIVE LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
09454808
|
Filing Dt:
|
12/03/1999
|
Title:
|
APPARATUS AND METHOD FOR TESTING RAMBUS DRAMS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09455537
|
Filing Dt:
|
12/07/1999
|
Publication #:
|
|
Pub Dt:
|
02/28/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR DIGITAL DELAY LOCKED LOOP CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
09455850
|
Filing Dt:
|
12/07/1999
|
Title:
|
METHOD AND APPARATUS FOR WRITING DATA STATES TO NON-VOLATILE STORAGE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
09457058
|
Filing Dt:
|
12/07/1999
|
Title:
|
UP-SAMPLING DECIMATED COLOR PLANE DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09457264
|
Filing Dt:
|
12/09/1999
|
Title:
|
CMOS IMAGER CELL HAVING A BURIED CONTACT AND METHOD OF FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2001
|
Application #:
|
09457429
|
Filing Dt:
|
12/07/1999
|
Title:
|
METHOD AND SYSTEM FOR ADAPTIVELY ADJUSTING CONTROL SIGNAL TIMING IN A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
09457500
|
Filing Dt:
|
12/08/1999
|
Title:
|
ADDRESS LATCH ENABLE SIGNAL CONTROL CIRCUIT FOR ELECTRONIC MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
09458902
|
Filing Dt:
|
12/10/1999
|
Title:
|
PACKAGED SEMICONDUCTOR CHIP AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
09459720
|
Filing Dt:
|
12/13/1999
|
Title:
|
MULTI-CHIP ADDRESSING FOR THE I2C BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2002
|
Application #:
|
09459754
|
Filing Dt:
|
12/10/1999
|
Title:
|
METHOD FOR FORMING NON VOLATILE MEMORY STRUCTURES ON A SEMICONDUCTOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09464066
|
Filing Dt:
|
12/15/1999
|
Title:
|
METHOD FOR THE INTEGRATION OF RESISTORS AND ESD SELF-PROTECTED TRANSISTORS IN AN INTEGRATED DEVICE WITH A MEMORY MATRIX MANUFACTURED BY MEANS OF A PROCESS FEATURING SELF-ALIGNED SOURCE (SAS) FORMATION AND JUNCTION SALICIDATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2001
|
Application #:
|
09465350
|
Filing Dt:
|
12/16/1999
|
Title:
|
METHOD FOR FABRICATING SEMICONDUCTOR PACKAGES USING MOLD TOOLING FIXTURE WITH FLASH CONTROL CAVITIES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
09466134
|
Filing Dt:
|
12/21/1999
|
Title:
|
MICROTRANSFORMER FOR SYSTEM-ON-CHIP POWER SUPPLY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
09466269
|
Filing Dt:
|
12/17/1999
|
Title:
|
FLASH MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09466364
|
Filing Dt:
|
12/17/1999
|
Title:
|
METHOD FOR EXPOSING SEMICONDUCTOR WAFERS IN A MANNER THAT PROMOTES RADIAL PROCESSING UNIFORMITY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09467726
|
Filing Dt:
|
12/20/1999
|
Title:
|
VOLTAGE REGULATOR FOR DRIVING PLURAL LOADS BASED ON THE NUMBER OF LOADS BEING DRIVEN
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09468239
|
Filing Dt:
|
12/20/1999
|
Title:
|
METHOD OF FORMING A SELF-ALIGNED CONTACT OPENING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2003
|
Application #:
|
09468477
|
Filing Dt:
|
12/21/1999
|
Publication #:
|
|
Pub Dt:
|
10/02/2003
| | | | |
Title:
|
HASH CAM HAVING A REDUCED WIDTH COMPARISON CIRCUITRY AND ITS APPLICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2004
|
Application #:
|
09468965
|
Filing Dt:
|
12/21/1999
|
Title:
|
METHOD AND APPARATUS FOR MAINTAINING ORDER IN A PIPELINED PROCESS AND ITS APPLICATION
|
|