|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
14690150
|
Filing Dt:
|
04/17/2015
|
Title:
|
REPAIR OF MEMORY DEVICES USING VOLATILE AND NON-VOLATILE MEMORY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14690803
|
Filing Dt:
|
04/20/2015
|
Publication #:
|
|
Pub Dt:
|
10/20/2016
| | | | |
Title:
|
Method Of Forming Memory Cells That Comprise Programmable Material And A Selector Device Using First Ptterning And Second Crossing Patterning And Replacement Of Sacrificial Materials With Phase Change Materials Or Selector Devices
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2016
|
Application #:
|
14690858
|
Filing Dt:
|
04/20/2015
|
Publication #:
|
|
Pub Dt:
|
10/29/2015
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE INCLUDING POWER SUPPLY LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2017
|
Application #:
|
14692346
|
Filing Dt:
|
04/21/2015
|
Publication #:
|
|
Pub Dt:
|
06/16/2016
| | | | |
Title:
|
TRACKING AND CORRECTION OF TIMING SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2016
|
Application #:
|
14693275
|
Filing Dt:
|
04/22/2015
|
Publication #:
|
|
Pub Dt:
|
10/27/2016
| | | | |
Title:
|
REFERENCE VOLTAGE GENERATION APPARATUSES AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2018
|
Application #:
|
14693758
|
Filing Dt:
|
04/22/2015
|
Publication #:
|
|
Pub Dt:
|
08/13/2015
| | | | |
Title:
|
ENABLING A SECURE BOOT FROM NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2018
|
Application #:
|
14693769
|
Filing Dt:
|
04/22/2015
|
Publication #:
|
|
Pub Dt:
|
10/27/2016
| | | | |
Title:
|
METHODS AND APPARATUSES FOR COMMAND SHIFTER REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2016
|
Application #:
|
14694177
|
Filing Dt:
|
04/23/2015
|
Publication #:
|
|
Pub Dt:
|
08/13/2015
| | | | |
Title:
|
PASSWORD ACCESSIBLE MICROELECTRONIC MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
14695619
|
Filing Dt:
|
04/24/2015
|
Title:
|
MEMORY CELLS HAVING A HEATER ELECTRODE FORMED BETWEEN A FIRST STORAGE MATERIAL AND A SECOND STORAGE MATERIAL AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2017
|
Application #:
|
14695837
|
Filing Dt:
|
04/24/2015
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
Title:
|
DEVICE HAVING MULTIPLE CHANNELS WITH CALIBRATION CIRCUIT SHARED BY MULTIPLE CHANNELS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2017
|
Application #:
|
14696247
|
Filing Dt:
|
04/24/2015
|
Publication #:
|
|
Pub Dt:
|
08/13/2015
| | | | |
Title:
|
SYSTEMS AND METHODS TO DETERMINE KINEMATICAL PARAMETERS USING RFID TAGS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2016
|
Application #:
|
14698091
|
Filing Dt:
|
04/28/2015
|
Publication #:
|
|
Pub Dt:
|
08/27/2015
| | | | |
Title:
|
SEMICONDUCTOR SUBSTRATE FOR PHOTONIC AND ELECTRONIC STRUCTURES AND METHOD OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2016
|
Application #:
|
14698550
|
Filing Dt:
|
04/28/2015
|
Publication #:
|
|
Pub Dt:
|
11/03/2016
| | | | |
Title:
|
METHODS AND APPARATUSES INCLUDING COMMAND LATENCY CONTROL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2016
|
Application #:
|
14699350
|
Filing Dt:
|
04/29/2015
|
Publication #:
|
|
Pub Dt:
|
08/20/2015
| | | | |
Title:
|
Vertical Transistor Devices, Memory Arrays, And Methods Of Forming Vertical Transistor Devices
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2017
|
Application #:
|
14699664
|
Filing Dt:
|
04/29/2015
|
Publication #:
|
|
Pub Dt:
|
08/20/2015
| | | | |
Title:
|
SEMICONDUCTOR CONSTRUCTIONS HAVING CONDUCTIVE LINES WHICH MERGE WITH ONE ANOTHER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2017
|
Application #:
|
14700222
|
Filing Dt:
|
04/30/2015
|
Publication #:
|
|
Pub Dt:
|
11/03/2016
| | | | |
Title:
|
SEMICONDUCTOR DIE ASSEMBLY AND METHODS OF FORMING THERMAL PATHS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
14700292
|
Filing Dt:
|
04/30/2015
|
Publication #:
|
|
Pub Dt:
|
09/17/2015
| | | | |
Title:
|
METHODS OF OPERATING MEMORY INVOLVING IDENTIFIERS INDICATING REPAIR OF A MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2019
|
Application #:
|
14701366
|
Filing Dt:
|
04/30/2015
|
Publication #:
|
|
Pub Dt:
|
11/05/2015
| | | | |
Title:
|
MEMORY DEVICES HAVING A READ FUNCTION OF DATA STORED IN A PLURALITY OF REFERENCE CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2018
|
Application #:
|
14701870
|
Filing Dt:
|
05/01/2015
|
Publication #:
|
|
Pub Dt:
|
08/20/2015
| | | | |
Title:
|
MEMORY DEVICES COMPRISING MAGNETIC TRACKS INDIVIDUALLY COMPRISING A PLURALITY OF MAGNETIC DOMAINS HAVING DOMAIN WALLS AND METHODS OF FORMING A MEMORY DEVICE COMPRISING MAGNETIC TRACKS INDIVIDUALLY COMPRISING A PLURALITY OF MAGNETIC DOMAINS HAVING DOMAIN WALLS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14702571
|
Filing Dt:
|
05/01/2015
|
Publication #:
|
|
Pub Dt:
|
08/20/2015
| | | | |
Title:
|
METHODS OF FORMING TRANSISTORS WITH BROKEN UP ACTIVE REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2016
|
Application #:
|
14702771
|
Filing Dt:
|
05/04/2015
|
Publication #:
|
|
Pub Dt:
|
03/31/2016
| | | | |
Title:
|
NON-FLOATING VERTICAL TRANSISTOR STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
14704023
|
Filing Dt:
|
05/05/2015
|
Title:
|
Magnetic Tunnel Junctions
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2017
|
Application #:
|
14705274
|
Filing Dt:
|
05/06/2015
|
Publication #:
|
|
Pub Dt:
|
11/10/2016
| | | | |
Title:
|
SEMICONDUCTOR DEVICE PACKAGES INCLUDING A CONTROLLER ELEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2016
|
Application #:
|
14705717
|
Filing Dt:
|
05/06/2015
|
Publication #:
|
|
Pub Dt:
|
08/20/2015
| | | | |
Title:
|
METHOD AND APPARATUS FOR PRE-CHARGING DATA LINES IN A MEMORY CELL ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2019
|
Application #:
|
14705762
|
Filing Dt:
|
05/06/2015
|
Publication #:
|
|
Pub Dt:
|
11/12/2015
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE INCLUDING OUTPUT BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2018
|
Application #:
|
14706182
|
Filing Dt:
|
05/07/2015
|
Publication #:
|
|
Pub Dt:
|
11/10/2016
| | | | |
Title:
|
Magnetic Tunnel Junctions
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2016
|
Application #:
|
14706258
|
Filing Dt:
|
05/07/2015
|
Publication #:
|
|
Pub Dt:
|
11/19/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING FILLING MATERIAL PROVIDED IN SPACE DEFINED BY THREE SEMICONDUCTOR CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2020
|
Application #:
|
14706490
|
Filing Dt:
|
05/07/2015
|
Publication #:
|
|
Pub Dt:
|
11/12/2015
| | | | |
Title:
|
IN-MEMORY LIGHTWEIGHT MEMORY COHERENCE PROTOCOL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2020
|
Application #:
|
14706516
|
Filing Dt:
|
05/07/2015
|
Publication #:
|
|
Pub Dt:
|
11/12/2015
| | | | |
Title:
|
STACKED MEMORY DEVICE SYSTEM INTERCONNECT DIRECTORY-BASED CACHE COHERENCE METHODOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2017
|
Application #:
|
14706827
|
Filing Dt:
|
05/07/2015
|
Publication #:
|
|
Pub Dt:
|
08/27/2015
| | | | |
Title:
|
SOLID-STATE TRANSDUCER DEVICES WITH OPTICALLY-TRANSMISSIVE CARRIER SUBSTRATES AND RELATED SYSTEMS, METHODS, AND DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2016
|
Application #:
|
14707684
|
Filing Dt:
|
05/08/2015
|
Publication #:
|
|
Pub Dt:
|
08/27/2015
| | | | |
Title:
|
THRESHOLD VOLTAGE COMPENSATION IN A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2019
|
Application #:
|
14707749
|
Filing Dt:
|
05/08/2015
|
Publication #:
|
|
Pub Dt:
|
08/27/2015
| | | | |
Title:
|
METHODS FOR FORMING A STRING OF MEMORY CELLS AND APPARATUSES HAVING A VERTICAL STRING OF MEMORY CELLS INCLUDING METAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2017
|
Application #:
|
14707878
|
Filing Dt:
|
05/08/2015
|
Publication #:
|
|
Pub Dt:
|
11/10/2016
| | | | |
Title:
|
FREQUENCY SYNTHESIS FOR MEMORY INPUT-OUTPUT OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/20/2018
|
Application #:
|
14707893
|
Filing Dt:
|
05/08/2015
|
Publication #:
|
|
Pub Dt:
|
08/27/2015
| | | | |
Title:
|
APPARATUSES AND METHODS FOR SELECTIVE ROW REFRESHES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2019
|
Application #:
|
14707951
|
Filing Dt:
|
05/08/2015
|
Publication #:
|
|
Pub Dt:
|
11/19/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2017
|
Application #:
|
14708001
|
Filing Dt:
|
05/08/2015
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2016
|
Application #:
|
14709210
|
Filing Dt:
|
05/11/2015
|
Publication #:
|
|
Pub Dt:
|
08/27/2015
| | | | |
Title:
|
APPARATUSES AND METHODS INCLUDING MEMORY ARRAY DATA LINE SELECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2016
|
Application #:
|
14710498
|
Filing Dt:
|
05/12/2015
|
Publication #:
|
|
Pub Dt:
|
08/27/2015
| | | | |
Title:
|
SYSTEMS AND METHODS USING SINGLE ANTENNA FOR MULTIPLE RESONANT FREQUENCY RANGES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2016
|
Application #:
|
14710976
|
Filing Dt:
|
05/13/2015
|
Publication #:
|
|
Pub Dt:
|
09/03/2015
| | | | |
Title:
|
MEMORY ARRAYS WITH A MEMORY CELL ADJACENT TO A SMALLER SIZE OF A PILLAR HAVING A GREATER CHANNEL LENGTH THAN A MEMORY CELL ADJACENT TO A LARGER SIZE OF THE PILLAR AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2016
|
Application #:
|
14711138
|
Filing Dt:
|
05/13/2015
|
Publication #:
|
|
Pub Dt:
|
11/19/2015
| | | | |
Title:
|
SEMICONDUCTOR CHIP COVERED WITH SEALING RESIN HAVING A FILLER MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2017
|
Application #:
|
14712219
|
Filing Dt:
|
05/14/2015
|
Publication #:
|
|
Pub Dt:
|
09/03/2015
| | | | |
Title:
|
METHODS OF FORMING ONE OR MORE COVERED VOIDS IN A SEMICONDUCTOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2016
|
Application #:
|
14712241
|
Filing Dt:
|
05/14/2015
|
Title:
|
MEMORY STRUCTURES AND RELATED CROSS-POINT MEMORY ARRAYS, ELECTRONIC SYSTEMS, AND METHODS OF FORMING MEMORY STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2018
|
Application #:
|
14712610
|
Filing Dt:
|
05/14/2015
|
Publication #:
|
|
Pub Dt:
|
11/17/2016
| | | | |
Title:
|
APPARATUSES AND METHODS FOR ASYMMETRIC INPUT/OUTPUT INTERFACE FOR A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2018
|
Application #:
|
14713121
|
Filing Dt:
|
05/15/2015
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
Title:
|
VIRTUAL ADDRESS TABLE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2017
|
Application #:
|
14713229
|
Filing Dt:
|
05/15/2015
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING PLURAL SEMICONDUCTOR CHIPS STACKED ON SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2016
|
Application #:
|
14713468
|
Filing Dt:
|
05/15/2015
|
Publication #:
|
|
Pub Dt:
|
09/03/2015
| | | | |
Title:
|
VALIDATING PERSISTENT MEMORY CONTENT FOR PROCESSOR MAIN MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2017
|
Application #:
|
14713724
|
Filing Dt:
|
05/15/2015
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
Title:
|
APPARATUSES AND METHODS FOR PARITY DETERMINATION USING SENSING CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2017
|
Application #:
|
14713836
|
Filing Dt:
|
05/15/2015
|
Publication #:
|
|
Pub Dt:
|
09/03/2015
| | | | |
Title:
|
METHOD FOR FORMING A CIRCUIT BOARD VIA STRUCTURE FOR HIGH SPEED SIGNALING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2016
|
Application #:
|
14713878
|
Filing Dt:
|
05/15/2015
|
Publication #:
|
|
Pub Dt:
|
10/15/2015
| | | | |
Title:
|
APPARATUSES, SENSE CIRCUITS, AND METHODS FOR COMPENSATING FOR A WORDLINE VOLTAGE INCREASE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2018
|
Application #:
|
14713881
|
Filing Dt:
|
05/15/2015
|
Publication #:
|
|
Pub Dt:
|
09/03/2015
| | | | |
Title:
|
Forming a carbon nano-tube dispersion
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2018
|
Application #:
|
14713942
|
Filing Dt:
|
05/15/2015
|
Publication #:
|
|
Pub Dt:
|
11/26/2015
| | | | |
Title:
|
APPARATUSES AND METHODS FOR CONTROLLING REFRESH OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2016
|
Application #:
|
14714599
|
Filing Dt:
|
05/18/2015
|
Title:
|
PACKAGE-ON-PACKAGE SEMICONDUCTOR ASSEMBLIES AND METHODS OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2017
|
Application #:
|
14714962
|
Filing Dt:
|
05/18/2015
|
Publication #:
|
|
Pub Dt:
|
11/24/2016
| | | | |
Title:
|
APPARATUS HAVING DICE TO PERORM REFRESH OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2017
|
Application #:
|
14714999
|
Filing Dt:
|
05/18/2015
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
Title:
|
DATA STORAGE LAYOUT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2016
|
Application #:
|
14715001
|
Filing Dt:
|
05/18/2015
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
Title:
|
COMPARISON OPERATIONS ON LOGICAL REPRESENTATIONS OF VALUES IN MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2017
|
Application #:
|
14715126
|
Filing Dt:
|
05/18/2015
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
Title:
|
NON-VOLATILE MEMORY INCLUDING REFERENCE SIGNAL PATH
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2016
|
Application #:
|
14715161
|
Filing Dt:
|
05/18/2015
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
Title:
|
APPARATUSES AND METHODS FOR PERFORMING AN EXCLUSIVE OR OPERATION USING SENSING CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2017
|
Application #:
|
14715169
|
Filing Dt:
|
05/18/2015
|
Publication #:
|
|
Pub Dt:
|
09/03/2015
| | | | |
Title:
|
NON-VOLATILE MEMORY PROGRAMMING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2017
|
Application #:
|
14716079
|
Filing Dt:
|
05/19/2015
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
Title:
|
COMPARISON OPERATIONS IN MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2017
|
Application #:
|
14716176
|
Filing Dt:
|
05/19/2015
|
Publication #:
|
|
Pub Dt:
|
11/24/2016
| | | | |
Title:
|
SEMICONDUCTOR DEVICE ASSEMBLY WITH HEAT TRANSFER STRUCTURE FORMED FROM SEMICONDUCTOR MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2017
|
Application #:
|
14716628
|
Filing Dt:
|
05/19/2015
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICES AND METHODS FOR FORMING PATTERNED RADIATION BLOCKING ON A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2017
|
Application #:
|
14717471
|
Filing Dt:
|
05/20/2015
|
Publication #:
|
|
Pub Dt:
|
11/24/2016
| | | | |
Title:
|
VIRTUAL GROUND SENSING CIRCUITRY AND RELATED DEVICES, SYSTEMS, AND METHODS FOR CROSSPOINT FERROELECTRIC MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2017
|
Application #:
|
14717491
|
Filing Dt:
|
05/20/2015
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
Title:
|
PERFORMING LOGICAL OPERATIONS USING SENSING CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2017
|
Application #:
|
14717580
|
Filing Dt:
|
05/20/2015
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
Title:
|
PERFORMING LOGICAL OPERATIONS USING SENSING CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14717784
|
Filing Dt:
|
05/20/2015
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
Title:
|
RESISTANCE VARIABLE MEMORY SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2017
|
Application #:
|
14718461
|
Filing Dt:
|
05/21/2015
|
Publication #:
|
|
Pub Dt:
|
01/07/2016
| | | | |
Title:
|
HOST CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2018
|
Application #:
|
14718649
|
Filing Dt:
|
05/21/2015
|
Publication #:
|
|
Pub Dt:
|
11/24/2016
| | | | |
Title:
|
TRANSLATION LOOKASIDE BUFFER IN MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2017
|
Application #:
|
14718785
|
Filing Dt:
|
05/21/2015
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
Title:
|
VERTICAL MEMORY DEVICES, MEMORY ARRAYS, AND MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2018
|
Application #:
|
14719053
|
Filing Dt:
|
05/21/2015
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
Title:
|
RESISTIVE MEMORY SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2016
|
Application #:
|
14719519
|
Filing Dt:
|
05/22/2015
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
Title:
|
DETERMINING AND USING SOFT DATA IN MEMORY DEVICES AND SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2019
|
Application #:
|
14720015
|
Filing Dt:
|
05/22/2015
|
Publication #:
|
|
Pub Dt:
|
11/24/2016
| | | | |
Title:
|
SEMICONDUCTOR DEVICE ASSEMBLY WITH VAPOR CHAMBER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/26/2016
|
Application #:
|
14720830
|
Filing Dt:
|
05/24/2015
|
Title:
|
SPLIT CONTACT STRUCTURE AND FABRICATION METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2016
|
Application #:
|
14720840
|
Filing Dt:
|
05/25/2015
|
Title:
|
SILICON INTERPOSER AND FABRICATION METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2016
|
Application #:
|
14721086
|
Filing Dt:
|
05/26/2015
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
Title:
|
PERFORMING LOGICAL OPERATIONS USING SENSING CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2016
|
Application #:
|
14721841
|
Filing Dt:
|
05/26/2015
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
Title:
|
CONTROL ARRANGEMENTS AND METHODS FOR ACCESSING BLOCK ORIENTED NONVOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2018
|
Application #:
|
14721913
|
Filing Dt:
|
05/26/2015
|
Publication #:
|
|
Pub Dt:
|
12/01/2016
| | | | |
Title:
|
METHODS AND APPARATUSES FOR ERROR CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2017
|
Application #:
|
14722824
|
Filing Dt:
|
05/27/2015
|
Publication #:
|
|
Pub Dt:
|
12/01/2016
| | | | |
Title:
|
DEVICES AND METHODS INCLUDING AN ETCH STOP PROTECTION MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2017
|
Application #:
|
14722889
|
Filing Dt:
|
05/27/2015
|
Publication #:
|
|
Pub Dt:
|
09/17/2015
| | | | |
Title:
|
FORMING ARRAY CONTACTS IN SEMICONDUCTOR MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2017
|
Application #:
|
14722941
|
Filing Dt:
|
05/27/2015
|
Publication #:
|
|
Pub Dt:
|
09/10/2015
| | | | |
Title:
|
COUNTER OPERATION IN A STATE MACHINE LATTICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2017
|
Application #:
|
14724065
|
Filing Dt:
|
05/28/2015
|
Publication #:
|
|
Pub Dt:
|
09/17/2015
| | | | |
Title:
|
METHODS, DEVICES, AND SYSTEMS FOR DATA SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2018
|
Application #:
|
14724366
|
Filing Dt:
|
05/28/2015
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
Title:
|
APPARATUSES AND METHODS FOR PERFORMING INVERT OPERATIONS USING SENSING CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2017
|
Application #:
|
14724446
|
Filing Dt:
|
05/28/2015
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
Title:
|
SYSTEMS AND METHODS FOR TRANSMITTING PACKETS IN A SCALABLE MEMORY SYSTEM PROTOCOL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2017
|
Application #:
|
14724473
|
Filing Dt:
|
05/28/2015
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
Title:
|
SYSTEMS AND METHODS FOR PACKING DATA IN A SCALABLE MEMORY SYSTEM PROTOCOL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2017
|
Application #:
|
14724489
|
Filing Dt:
|
05/28/2015
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
Title:
|
SYSTEMS AND METHODS FOR REORDERING PACKET TRANSMISSIONS IN A SCALABLE MEMORY SYSTEM PROTOCOL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2017
|
Application #:
|
14724510
|
Filing Dt:
|
05/28/2015
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
Title:
|
SYSTEMS AND METHODS FOR THROTTLING PACKET TRANSMISSION IN A SCALABLE MEMORY SYSTEM PROTOCOL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2017
|
Application #:
|
14724529
|
Filing Dt:
|
05/28/2015
|
Publication #:
|
|
Pub Dt:
|
09/17/2015
| | | | |
Title:
|
METHODS, APPARATUS, AND SYSTEMS TO REPAIR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
14724554
|
Filing Dt:
|
05/28/2015
|
Publication #:
|
|
Pub Dt:
|
09/17/2015
| | | | |
Title:
|
TIME-DOMAIN SIGNAL GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2017
|
Application #:
|
14724558
|
Filing Dt:
|
05/28/2015
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
Title:
|
SYSTEMS AND METHODS FOR IMPROVING EFFICIENCIES OF A MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2017
|
Application #:
|
14724945
|
Filing Dt:
|
05/29/2015
|
Publication #:
|
|
Pub Dt:
|
12/01/2016
| | | | |
Title:
|
PROGRAMMING MEMORY CELLS TO BE PROGRAMMED TO DIFFERENT LEVELS TO AN INTERMEDIATE LEVEL FROM A LOWEST LEVEL
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2015
|
Application #:
|
14725619
|
Filing Dt:
|
05/29/2015
|
Publication #:
|
|
Pub Dt:
|
09/17/2015
| | | | |
Title:
|
APPARATUSES AND METHODS FOR COUPLING LOAD CURRENT TO A COMMON SOURCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2016
|
Application #:
|
14725672
|
Filing Dt:
|
05/29/2015
|
Publication #:
|
|
Pub Dt:
|
09/17/2015
| | | | |
Title:
|
DEVICES AND METHODS FOR OPERATING A SOLID STATE DRIVE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2017
|
Application #:
|
14725697
|
Filing Dt:
|
05/29/2015
|
Publication #:
|
|
Pub Dt:
|
09/17/2015
| | | | |
Title:
|
ENABLE/DISABLE OF MEMORY CHUNKS DURING MEMORY ACCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2016
|
Application #:
|
14725749
|
Filing Dt:
|
05/29/2015
|
Publication #:
|
|
Pub Dt:
|
09/17/2015
| | | | |
Title:
|
TWO-PART PROGRAMMING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2017
|
Application #:
|
14725864
|
Filing Dt:
|
05/29/2015
|
Publication #:
|
|
Pub Dt:
|
12/17/2015
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING OUTPUT BUFFERS AND VOLTAGE PATH COUPLED TO OUTPUT BUFFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2017
|
Application #:
|
14725956
|
Filing Dt:
|
05/29/2015
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
Title:
|
APPARATUSES AND METHODS FOR PERFORMING LOGICAL OPERATIONS USING SENSING CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2017
|
Application #:
|
14726005
|
Filing Dt:
|
05/29/2015
|
Publication #:
|
|
Pub Dt:
|
12/01/2016
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH MODIFIED CURRENT DISTRIBUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/25/2016
|
Application #:
|
14726063
|
Filing Dt:
|
05/29/2015
|
Publication #:
|
|
Pub Dt:
|
02/18/2016
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING INPUT/OUTPUT CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2017
|
Application #:
|
14726150
|
Filing Dt:
|
05/29/2015
|
Publication #:
|
|
Pub Dt:
|
12/03/2015
| | | | |
Title:
|
SYSTEMS AND METHODS FOR SEGMENTING DATA STRUCTURES IN A MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/24/2017
|
Application #:
|
14726779
|
Filing Dt:
|
06/01/2015
|
Publication #:
|
|
Pub Dt:
|
10/15/2015
| | | | |
Title:
|
MEMORY CELLS AND SEMICONDUCTOR STRUCTURES INCLUDING ELECTRODES COMPRISING A METAL, AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2016
|
Application #:
|
14727106
|
Filing Dt:
|
06/01/2015
|
Publication #:
|
|
Pub Dt:
|
09/17/2015
| | | | |
Title:
|
PHASE CHANGE MEMORY CELLS INCLUDING NITROGENATED CARBON MATERIALS, AND RELATED METHODS
|
|