skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:047540/0001   Pages: 843
Recorded: 07/13/2018
Attorney Dkt #:509265/2155
Conveyance: SECURITY INTEREST (SEE DOCUMENT FOR DETAILS).
1
Patent #:
Issue Dt:
07/16/2019
Application #:
15980908
Filing Dt:
05/16/2018
Title:
INTEGRATED ASSEMBLIES AND METHODS OF FORMING INTEGRATED ASSEMBLIES
2
Patent #:
Issue Dt:
11/24/2020
Application #:
15981599
Filing Dt:
05/16/2018
Publication #:
Pub Dt:
11/21/2019
Title:
Integrated Circuit Structures And Methods Of Forming An Opening In A Material
3
Patent #:
Issue Dt:
05/12/2020
Application #:
15981619
Filing Dt:
05/16/2018
Publication #:
Pub Dt:
11/21/2019
Title:
Substrates, Structures Within A Scribe-Line Area Of A Substrate, And Methods Of Forming A Conductive Line Of A Redistribution Layer Of A Substrate And Of Forming A Structure Within A Scribe-Line Area Of The Substrate
4
Patent #:
Issue Dt:
03/03/2020
Application #:
15981703
Filing Dt:
05/16/2018
Publication #:
Pub Dt:
04/25/2019
Title:
FRAME PROTOCOL OF MEMORY DEVICE
5
Patent #:
Issue Dt:
03/02/2021
Application #:
15981708
Filing Dt:
05/16/2018
Publication #:
Pub Dt:
04/25/2019
Title:
RECONFIGURABLE MEMORY ARCHITECTURES
6
Patent #:
NONE
Issue Dt:
Application #:
15981790
Filing Dt:
05/16/2018
Publication #:
Pub Dt:
11/21/2019
Title:
MEMORY SYSTEM WITH A VARIABLE SAMPLING RATE MECHANISM
7
Patent #:
Issue Dt:
05/26/2020
Application #:
15981796
Filing Dt:
05/16/2018
Publication #:
Pub Dt:
11/21/2019
Title:
MEMORY SYSTEM WITH DYNAMIC CALIBRATION USING A VARIABLE ADJUSTMENT MECHANISM
8
Patent #:
Issue Dt:
02/18/2020
Application #:
15981810
Filing Dt:
05/16/2018
Publication #:
Pub Dt:
11/21/2019
Title:
MEMORY SYSTEM WITH DYNAMIC CALIBRATION USING A TRIM MANAGEMENT MECHANISM
9
Patent #:
Issue Dt:
11/03/2020
Application #:
15981829
Filing Dt:
05/16/2018
Publication #:
Pub Dt:
11/21/2019
Title:
MEMORY SYSTEM QUALITY INTEGRAL ANALYSIS AND CONFIGURATION
10
Patent #:
Issue Dt:
01/14/2020
Application #:
15981835
Filing Dt:
05/16/2018
Publication #:
Pub Dt:
11/21/2019
Title:
MEMORY SYSTEM QUALITY MARGIN ANALYSIS AND CONFIGURATION
11
Patent #:
Issue Dt:
12/17/2019
Application #:
15981841
Filing Dt:
05/16/2018
Publication #:
Pub Dt:
11/21/2019
Title:
MEMORY SYSTEM QUALITY THRESHOLD INTERSECTION ANALYSIS AND CONFIGURATION
12
Patent #:
Issue Dt:
04/16/2019
Application #:
15982129
Filing Dt:
05/17/2018
Publication #:
Pub Dt:
02/14/2019
Title:
SEMICONDUCTOR DEVICES HAVING DISCRETELY LOCATED PASSIVATION MATERIAL, AND ASSOCIATED SYSTEMS AND METHODS
13
Patent #:
Issue Dt:
07/28/2020
Application #:
15982251
Filing Dt:
05/17/2018
Publication #:
Pub Dt:
09/20/2018
Title:
Memory Device Having Source Contacts Located at Intersections of Linear Portions of a Common Source, Electronic Systems, and Associated Methods
14
Patent #:
Issue Dt:
03/26/2019
Application #:
15982330
Filing Dt:
05/17/2018
Publication #:
Pub Dt:
09/20/2018
Title:
SOLID STATE LIGHTING DEVICES HAVING IMPROVED COLOR UNIFORMITY AND ASSOCIATED METHODS
15
Patent #:
Issue Dt:
06/18/2019
Application #:
15982502
Filing Dt:
05/17/2018
Publication #:
Pub Dt:
09/20/2018
Title:
DEVICES, METHODS, AND SYSTEMS SUPPORTING ON UNIT TERMINATION
16
Patent #:
Issue Dt:
11/24/2020
Application #:
15982653
Filing Dt:
05/17/2018
Publication #:
Pub Dt:
11/21/2019
Title:
ADAPTIVE SCAN FREQUENCY FOR DETECTING ERRORS IN A MEMORY SYSTEM
17
Patent #:
Issue Dt:
08/13/2019
Application #:
15982872
Filing Dt:
05/17/2018
Title:
METHODS OF FORMING A SEMICONDUCTOR STRUCTURE AND METHODS OF FORMING ISOLATION STRUCTURES
18
Patent #:
Issue Dt:
12/17/2019
Application #:
15982939
Filing Dt:
05/17/2018
Publication #:
Pub Dt:
11/21/2019
Title:
PROBABILISTIC EVENT DETECTOR FOR FAST OVERWRITE DISTURB REMEDIATION IN PHASE CHANGE MEDIA
19
Patent #:
Issue Dt:
11/12/2019
Application #:
15982949
Filing Dt:
05/17/2018
Publication #:
Pub Dt:
09/20/2018
Title:
Integrated Memory, Integrated Assemblies, and Methods of Forming Memory Arrays
20
Patent #:
Issue Dt:
12/29/2020
Application #:
15982978
Filing Dt:
05/17/2018
Publication #:
Pub Dt:
11/21/2019
Title:
SELECTION COMPONENT THAT IS CONFIGURED BASED ON AN ARCHITECTURE ASSOCIATED WITH MEMORY DEVICES
21
Patent #:
Issue Dt:
07/02/2019
Application #:
15983073
Filing Dt:
05/17/2018
Publication #:
Pub Dt:
10/11/2018
Title:
APPARATUSES AND METHODS FOR FIXING A LOGIC LEVEL OF AN INTERNAL SIGNAL LINE
22
Patent #:
Issue Dt:
04/07/2020
Application #:
15983647
Filing Dt:
05/18/2018
Publication #:
Pub Dt:
11/21/2019
Title:
DATA DUPLICATION IN A NON-VOLATILE MEMORY
23
Patent #:
Issue Dt:
08/11/2020
Application #:
15984103
Filing Dt:
05/18/2018
Publication #:
Pub Dt:
11/21/2019
Title:
TIME INDICATOR OF SUPER BLOCK OPERATIONS
24
Patent #:
Issue Dt:
09/10/2019
Application #:
15984581
Filing Dt:
05/21/2018
Publication #:
Pub Dt:
10/03/2019
Title:
METHODS FOR ACQUIRING PLANAR VIEW STEM IMAGES OF DEVICE STRUCTURES
25
Patent #:
Issue Dt:
09/25/2018
Application #:
15985118
Filing Dt:
05/21/2018
Publication #:
Pub Dt:
09/20/2018
Title:
APPARATUSES AND METHODS FOR SHARING TRANSMISSION VIAS FOR MEMORY DEVICES
26
Patent #:
Issue Dt:
12/03/2019
Application #:
15985167
Filing Dt:
05/21/2018
Publication #:
Pub Dt:
11/21/2019
Title:
ALLOCATION OF OVERPROVISIONED BLOCKS FOR MINIMIZING WRITE AMPLIFICATION IN SOLID STATE DRIVES
27
Patent #:
Issue Dt:
07/07/2020
Application #:
15985526
Filing Dt:
05/21/2018
Publication #:
Pub Dt:
09/27/2018
Title:
ENABLING A SECURE BOOT FROM NON-VOLATILE MEMORY
28
Patent #:
Issue Dt:
11/03/2020
Application #:
15985973
Filing Dt:
05/22/2018
Publication #:
Pub Dt:
09/20/2018
Title:
MEMORY DEVICES HAVING SOURCE LINES DIRECTLY COUPLED TO BODY REGIONS AND METHODS
29
Patent #:
Issue Dt:
07/19/2022
Application #:
15986129
Filing Dt:
05/22/2018
Publication #:
Pub Dt:
09/27/2018
Title:
SEMICONDUCTOR DEVICES INCLUDING TWO-DIMENSIONAL MATERIAL STRUCTURES
30
Patent #:
Issue Dt:
08/27/2019
Application #:
15986487
Filing Dt:
05/22/2018
Publication #:
Pub Dt:
09/27/2018
Title:
ELECTRONIC DEVICES WITH MAGNETIC AND ATTRACTOR MATERIALS AND METHODS OF FABRICATION
31
Patent #:
Issue Dt:
10/01/2019
Application #:
15986555
Filing Dt:
05/22/2018
Title:
WIRELESS DEVICES AND SYSTEMS INCLUDING EXAMPLES OF COMPENSATING POWER AMPLIFIER NOISE
32
Patent #:
Issue Dt:
07/09/2019
Application #:
15986628
Filing Dt:
05/22/2018
Publication #:
Pub Dt:
01/03/2019
Title:
Apparatuses Comprising Memory Cells, and Apparatuses Comprising Memory Arrays
33
Patent #:
Issue Dt:
07/02/2019
Application #:
15986697
Filing Dt:
05/22/2018
Title:
SEMICONDUCTOR MEMORY DEVICE HAVING PLURAL CHIPS CONNECTED BY HYBRID BONDING METHOD
34
Patent #:
Issue Dt:
10/20/2020
Application #:
15987414
Filing Dt:
05/23/2018
Publication #:
Pub Dt:
09/20/2018
Title:
MEMORY CELL STATE IN A VALLEY BETWEEN ADJACENT DATA STATES
35
Patent #:
Issue Dt:
08/13/2019
Application #:
15987435
Filing Dt:
05/23/2018
Publication #:
Pub Dt:
01/31/2019
Title:
FERAM-DRAM HYBRID MEMORY
36
Patent #:
Issue Dt:
10/01/2019
Application #:
15987613
Filing Dt:
05/23/2018
Publication #:
Pub Dt:
09/27/2018
Title:
MEMORY ARRAYS AND METHODS OF FORMING AN ARRAY OF MEMORY CELLS
37
Patent #:
Issue Dt:
05/26/2020
Application #:
15987895
Filing Dt:
05/23/2018
Publication #:
Pub Dt:
11/28/2019
Title:
SEMICONDUCTOR LAYERED DEVICE WITH DATA BUS INVERSION
38
Patent #:
Issue Dt:
09/10/2019
Application #:
15988962
Filing Dt:
05/24/2018
Title:
PROGRESSIVE LENGTH ERROR CONTROL CODE
39
Patent #:
Issue Dt:
12/03/2019
Application #:
15988968
Filing Dt:
05/24/2018
Publication #:
Pub Dt:
11/28/2019
Title:
PROGRESSIVE LENGTH ERROR CONTROL CODE
40
Patent #:
Issue Dt:
09/15/2020
Application #:
15989920
Filing Dt:
05/25/2018
Publication #:
Pub Dt:
01/03/2019
Title:
METHODS AND SYSTEMS FOR PARSING AND EXECUTING INSTRUCTIONS TO RETRIEVE DATA USING AUTONOMOUS MEMORY
41
Patent #:
NONE
Issue Dt:
Application #:
15990370
Filing Dt:
05/25/2018
Publication #:
Pub Dt:
11/28/2019
Title:
APPARATUSES AND METHODS FOR PIN CAPACITANCE REDUCTION INCLUDING BOND PADS AND CIRCUITS IN A SEMICONDUCTOR DEVICE
42
Patent #:
Issue Dt:
07/21/2020
Application #:
15990497
Filing Dt:
05/25/2018
Publication #:
Pub Dt:
11/28/2019
Title:
Power Management Integrated Circuit with Embedded Address Resolution Protocol Circuitry
43
Patent #:
Issue Dt:
05/11/2021
Application #:
15991463
Filing Dt:
05/29/2018
Publication #:
Pub Dt:
12/05/2019
Title:
Determining Validity of Data Read from Memory by a Controller
44
Patent #:
Issue Dt:
09/03/2019
Application #:
15991822
Filing Dt:
05/29/2018
Publication #:
Pub Dt:
08/15/2019
Title:
PERFORMING AN OPERATION ON A MEMORY CELL OF A MEMORY SYSTEM AT A FREQUENCY BASED ON TEMPERATURE
45
Patent #:
Issue Dt:
08/20/2019
Application #:
15992959
Filing Dt:
05/30/2018
Title:
METHODS OF FORMING AN ARRAY OF ELEVATIONALLY-EXTENDING STRINGS OF MEMORY CELLS HAVING A STACK COMPRISING VERTICALLY-ALTERNATING INSULATIVE TIERS AND WORDLINE TIERS AND HORIZONTALLY-ELONGATED TRENCHES IN THE STACK
46
Patent #:
Issue Dt:
04/28/2020
Application #:
15992972
Filing Dt:
05/30/2018
Publication #:
Pub Dt:
12/05/2019
Title:
WEAR LEVELING
47
Patent #:
Issue Dt:
10/06/2020
Application #:
15993007
Filing Dt:
05/30/2018
Publication #:
Pub Dt:
12/05/2019
Title:
READ LOOK AHEAD DATA SIZE DETERMINATION
48
Patent #:
Issue Dt:
12/08/2020
Application #:
15993119
Filing Dt:
05/30/2018
Publication #:
Pub Dt:
12/05/2019
Title:
TRANSMISSION OF VEHICLE ROUTE INFORMATION BY PASSIVE DEVICES
49
Patent #:
Issue Dt:
07/06/2021
Application #:
15993364
Filing Dt:
05/30/2018
Publication #:
Pub Dt:
12/05/2019
Title:
SEGMENTED DIGITAL DIE RING
50
Patent #:
Issue Dt:
03/31/2020
Application #:
15993568
Filing Dt:
05/30/2018
Publication #:
Pub Dt:
10/04/2018
Title:
Pitch Reduction Technology Using Alternating Spacer Depositions During the Formation of a Semiconductor Device and Systems Including Same
51
Patent #:
Issue Dt:
05/07/2019
Application #:
15993968
Filing Dt:
05/31/2018
Publication #:
Pub Dt:
09/27/2018
Title:
METHODS OF OPERATING A MEMORY WITH REDISTRIBUTION OF RECEIVED DATA
52
Patent #:
Issue Dt:
12/01/2020
Application #:
15994151
Filing Dt:
05/31/2018
Publication #:
Pub Dt:
12/05/2019
Title:
DATA ERASE OPERATIONS FOR A MEMORY SYSTEM
53
Patent #:
Issue Dt:
04/14/2020
Application #:
15994175
Filing Dt:
05/31/2018
Publication #:
Pub Dt:
09/27/2018
Title:
METHODS OF VERIFYING DATA PATH INTEGRITY
54
Patent #:
Issue Dt:
02/25/2020
Application #:
15994307
Filing Dt:
05/31/2018
Publication #:
Pub Dt:
12/05/2019
Title:
SENSING OPERATIONS IN MEMORY BY COMPARING INPUTS IN A SENSE AMPLIFIER
55
Patent #:
Issue Dt:
03/10/2020
Application #:
15994477
Filing Dt:
05/31/2018
Publication #:
Pub Dt:
12/05/2019
Title:
DATA RELOCATION IN MEMORY HAVING TWO PORTIONS OF DATA
56
Patent #:
Issue Dt:
04/06/2021
Application #:
15994669
Filing Dt:
05/31/2018
Publication #:
Pub Dt:
12/05/2019
Title:
LOGICAL-TO-PHYSICAL DATA STRUCTURES FOR TRACKING LOGICAL BLOCK ADDRESSES INDICATIVE OF A COLLISION
57
Patent #:
Issue Dt:
03/19/2019
Application #:
15994807
Filing Dt:
05/31/2018
Publication #:
Pub Dt:
10/04/2018
Title:
Apparatuses, Multi-Chip Modules and Capacitive Chips
58
Patent #:
Issue Dt:
07/09/2019
Application #:
15994862
Filing Dt:
05/31/2018
Publication #:
Pub Dt:
09/27/2018
Title:
APPARATUSES AND METHODS FOR ADDING OFFSET DELAYS TO SIGNAL LINES OF MULTI-LEVEL COMMUNICATION ARCHITECTURES
59
Patent #:
NONE
Issue Dt:
Application #:
15995047
Filing Dt:
05/31/2018
Publication #:
Pub Dt:
10/11/2018
Title:
Apparatuses Containing FinFETS
60
Patent #:
Issue Dt:
09/07/2021
Application #:
15995475
Filing Dt:
06/01/2018
Publication #:
Pub Dt:
12/05/2019
Title:
Integrated Circuitry, Memory Integrated Circuitry, And Methods Used In Forming Integrated Circuitry
61
Patent #:
Issue Dt:
04/16/2019
Application #:
15995626
Filing Dt:
06/01/2018
Publication #:
Pub Dt:
10/04/2018
Title:
Devices Including Memory Arrays, Row Decoder Circuitries and Column Decoder Circuitries
62
Patent #:
Issue Dt:
12/29/2020
Application #:
15995648
Filing Dt:
06/01/2018
Publication #:
Pub Dt:
10/04/2018
Title:
SEMICONDUCTOR CONSTRUCTIONS, AND SEMICONDUCTOR PROCESSING METHODS
63
Patent #:
Issue Dt:
12/11/2018
Application #:
15995748
Filing Dt:
06/01/2018
Publication #:
Pub Dt:
09/27/2018
Title:
APPARATUSES AND METHODS FOR RANDOM NUMBER GENERATION
64
Patent #:
Issue Dt:
01/14/2020
Application #:
15996287
Filing Dt:
06/01/2018
Publication #:
Pub Dt:
12/05/2019
Title:
USING COUNTERS TO EFFICIENTLY TRACK BUSY TIME OF STORAGE SYSTEMS
65
Patent #:
Issue Dt:
04/21/2020
Application #:
15996303
Filing Dt:
06/01/2018
Publication #:
Pub Dt:
12/05/2019
Title:
DYNAMIC ALLOCATION OF VOLATILE MEMORY TO STORAGE MANAGEMENT COMPONENTS OF A NON-VOLATILE STORAGE DEVICE
66
Patent #:
Issue Dt:
01/07/2020
Application #:
15996319
Filing Dt:
06/01/2018
Publication #:
Pub Dt:
12/05/2019
Title:
EVENT LOGGING IN A MULTI-CORE SYSTEM
67
Patent #:
Issue Dt:
09/03/2019
Application #:
15997356
Filing Dt:
06/04/2018
Title:
SYSTEMS AND METHODS FOR A CENTRALIZED COMMAND ADDRESS INPUT BUFFER
68
Patent #:
Issue Dt:
10/01/2019
Application #:
15997389
Filing Dt:
06/04/2018
Publication #:
Pub Dt:
10/04/2018
Title:
SIMULATING ACCESS LINES
69
Patent #:
Issue Dt:
07/02/2019
Application #:
15997417
Filing Dt:
06/04/2018
Publication #:
Pub Dt:
10/04/2018
Title:
DEVICE HAVING MULTIPLE CHANNELS WITH CALIBRATION CIRCUIT SHARED BY MULTIPLE CHANNELS
70
Patent #:
Issue Dt:
10/22/2019
Application #:
15997992
Filing Dt:
06/05/2018
Publication #:
Pub Dt:
10/04/2018
Title:
Methods of Forming Integrated Structures
71
Patent #:
Issue Dt:
08/10/2021
Application #:
16000149
Filing Dt:
06/05/2018
Publication #:
Pub Dt:
10/04/2018
Title:
APPARATUSES AND METHODS FOR ADJUSTING DELAY OF COMMAND SIGNAL PATH
72
Patent #:
Issue Dt:
10/29/2019
Application #:
16000220
Filing Dt:
06/05/2018
Publication #:
Pub Dt:
10/04/2018
Title:
APPARATUSES AND METHODS FOR PROVIDING CONSTANT CURRENT
73
Patent #:
Issue Dt:
05/14/2019
Application #:
16000272
Filing Dt:
06/05/2018
Publication #:
Pub Dt:
10/04/2018
Title:
METHODS OF FORMING MAGNETIC MEMORY CELLS AND SEMICONDUCTOR DEVICES
74
Patent #:
Issue Dt:
10/08/2019
Application #:
16000697
Filing Dt:
06/05/2018
Publication #:
Pub Dt:
10/18/2018
Title:
FORMING CONDUCTIVE PLUGS FOR MEMORY DEVICE
75
Patent #:
Issue Dt:
11/27/2018
Application #:
16001387
Filing Dt:
06/06/2018
Publication #:
Pub Dt:
10/04/2018
Title:
MEMORIES INCLUDING MULTIPLE ARRAYS OF NON-VOLATILE MEMORY CELLS SELECTIVELY CONNECTED TO SENSE CIRCUITRY USING DIFFERENT NUMBERS OF DATA LINES
76
Patent #:
Issue Dt:
12/10/2019
Application #:
16001743
Filing Dt:
06/06/2018
Publication #:
Pub Dt:
12/12/2019
Title:
METHODS AND APPARATUSES OF DRIVER CIRCUITS WITHOUT VOLTAGE LEVEL SHIFTERS
77
Patent #:
Issue Dt:
09/03/2019
Application #:
16001784
Filing Dt:
06/06/2018
Publication #:
Pub Dt:
10/04/2018
Title:
ARRAY PLATE SHORT REPAIR
78
Patent #:
Issue Dt:
02/11/2020
Application #:
16001790
Filing Dt:
06/06/2018
Publication #:
Pub Dt:
12/12/2019
Title:
WEIGHT STORAGE USING MEMORY DEVICE
79
Patent #:
Issue Dt:
11/03/2020
Application #:
16001795
Filing Dt:
06/06/2018
Publication #:
Pub Dt:
12/12/2019
Title:
FABRICATION OF ELECTRODES FOR MEMORY CELLS
80
Patent #:
Issue Dt:
08/25/2020
Application #:
16001798
Filing Dt:
06/06/2018
Publication #:
Pub Dt:
12/12/2019
Title:
TECHNIQUES FOR PROGRAMMING MULTI-LEVEL SELF-SELECTING MEMORY CELL
81
Patent #:
Issue Dt:
08/13/2019
Application #:
16002075
Filing Dt:
06/07/2018
Publication #:
Pub Dt:
10/11/2018
Title:
Methods Of Forming An Array Of Elevationally-Extending Strings Of Memory Cells, Methods Of Forming Polysilicon, Elevationally-Extending Strings Of Memory Cells Individually Comprising A Programmable Charge Storage Transistor, And Electronic Components Comprising Polysilicon
82
Patent #:
Issue Dt:
04/16/2019
Application #:
16002129
Filing Dt:
06/07/2018
Publication #:
Pub Dt:
10/04/2018
Title:
Methods Of Forming An Array Of Elevationally-Extending Strings Of Memory Cells Comprising A Programmable Charge Storage Transistor And Arrays Of Elevationally-Extending Strings Of Memory Cells Comprising A Programmable Charge Storage Transistor
83
Patent #:
Issue Dt:
09/10/2019
Application #:
16002162
Filing Dt:
06/07/2018
Publication #:
Pub Dt:
01/17/2019
Title:
Integrated Circuitry
84
Patent #:
Issue Dt:
10/08/2019
Application #:
16002644
Filing Dt:
06/07/2018
Title:
IMAGE PROCESSOR FORMED IN AN ARRAY OF MEMORY CELLS
85
Patent #:
Issue Dt:
09/24/2019
Application #:
16002843
Filing Dt:
06/07/2018
Publication #:
Pub Dt:
10/11/2018
Title:
STACKED SEMICONDUCTOR DIE ASSEMBLIES WITH HIGH EFFICIENCY THERMAL PATHS AND MOLDED UNDERFILL
86
Patent #:
Issue Dt:
07/09/2019
Application #:
16002890
Filing Dt:
06/07/2018
Title:
Methods of Forming Integrated Assemblies Having Dielectric Regions Along Conductive Structures
87
Patent #:
Issue Dt:
08/27/2019
Application #:
16003357
Filing Dt:
06/08/2018
Publication #:
Pub Dt:
10/11/2018
Title:
MEMORY AS A PROGRAMMABLE LOGIC DEVICE
88
Patent #:
Issue Dt:
03/24/2020
Application #:
16003571
Filing Dt:
06/08/2018
Publication #:
Pub Dt:
01/24/2019
Title:
Integrated Assemblies Comprising Stud-Type Capacitors
89
Patent #:
Issue Dt:
11/10/2020
Application #:
16004063
Filing Dt:
06/08/2018
Publication #:
Pub Dt:
10/04/2018
Title:
METHODS OF FORMING A SELF-ASSEMBLED BLOCK COPOLYMER MATERIAL
90
Patent #:
Issue Dt:
12/04/2018
Application #:
16004122
Filing Dt:
06/08/2018
Publication #:
Pub Dt:
10/25/2018
Title:
ACCESSING DATA IN MEMORY
91
Patent #:
Issue Dt:
06/23/2020
Application #:
16004663
Filing Dt:
06/11/2018
Publication #:
Pub Dt:
10/11/2018
Title:
ENCRYPTION OF EXECUTABLES IN COMPUTATIONAL MEMORY
92
Patent #:
Issue Dt:
02/11/2020
Application #:
16004864
Filing Dt:
06/11/2018
Publication #:
Pub Dt:
10/11/2018
Title:
PROCESSING IN MEMORY (PIM) CAPABLE MEMORY DEVICE HAVING TIMING CIRCUITRY TO CONTROL TIMING OF OPERATIONS
93
Patent #:
Issue Dt:
10/15/2019
Application #:
16004908
Filing Dt:
06/11/2018
Publication #:
Pub Dt:
10/18/2018
Title:
SEMICONDUCTOR DEVICES AND STRUCTURES
94
Patent #:
Issue Dt:
12/15/2020
Application #:
16005493
Filing Dt:
06/11/2018
Publication #:
Pub Dt:
01/17/2019
Title:
APPARATUSES AND METHODS FOR MEMORY INCLUDING FERROELECTRIC MEMORY CELLS AND DIELECTRIC MEMORY CELLS
95
Patent #:
Issue Dt:
08/20/2019
Application #:
16006192
Filing Dt:
06/12/2018
Publication #:
Pub Dt:
10/11/2018
Title:
MEMORY DEVICES CONFIGURED TO LATCH DATA FOR OUTPUT IN RESPONSE TO AN EDGE OF A CLOCK SIGNAL GENERATED IN RESPONSE TO AN EDGE OF ANOTHER CLOCK SIGNAL
96
Patent #:
Issue Dt:
07/23/2019
Application #:
16006301
Filing Dt:
06/12/2018
Publication #:
Pub Dt:
10/18/2018
Title:
MEMORY CELLS AND MEMORY ARRAYS
97
Patent #:
Issue Dt:
06/04/2019
Application #:
16006514
Filing Dt:
06/12/2018
Publication #:
Pub Dt:
10/11/2018
Title:
SHIFTING DATA
98
Patent #:
Issue Dt:
08/06/2019
Application #:
16006588
Filing Dt:
06/12/2018
Publication #:
Pub Dt:
10/11/2018
Title:
Magnetic Tunnel Junctions
99
Patent #:
Issue Dt:
09/10/2019
Application #:
16006603
Filing Dt:
06/12/2018
Publication #:
Pub Dt:
10/18/2018
Title:
METHODS OF FORMING A SEMICONDUCTOR DEVICE COMPRISING FIRST AND SECOND NITRIDE LAYERS
100
Patent #:
Issue Dt:
06/09/2020
Application #:
16006679
Filing Dt:
06/12/2018
Publication #:
Pub Dt:
12/13/2018
Title:
SEMICONDUCTOR DEVICE ASSEMBLIES WITH ANNULAR INTERPOSERS
Assignors
1
Exec Dt:
07/03/2018
2
Exec Dt:
07/03/2018
Assignee
1
10 S. DEARBORN
7TH FLOOR
CHICAGO, ILLINOIS 60603
Correspondence name and address
MARCELA ROBLEDO
2475 HANOVER STREET
PALO ALTO, CA 94304

Search Results as of: 05/15/2024 12:39 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT