|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09654098
|
Filing Dt:
|
08/31/2000
|
Title:
|
CIRCUIT CONFIGURATION FOR ENHANCING PERFORMANCE CHARACTERISTICS OF FABRICATED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
09654099
|
Filing Dt:
|
08/31/2000
|
Title:
|
VOLTAGE REGULATOR AND DATA PATH FOR A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2003
|
Application #:
|
09654107
|
Filing Dt:
|
08/31/2000
|
Title:
|
PRECISION FIDUCIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09654226
|
Filing Dt:
|
08/30/2000
|
Title:
|
METHOD AND SYSTEM FOR CONTROLLING THE DUTY CYCLE OF A CLOCK SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09655000
|
Filing Dt:
|
08/31/2000
|
Title:
|
DRAM FABRICATED ON A SILICON-ON-INSULATOR (SOI) SUBSTRATE HAVING BI-LEVEL DIGIT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09655002
|
Filing Dt:
|
08/31/2000
|
Title:
|
APPARATUS AND METHODS OF AUTOMATED WAFER-GRINDING USING GRINDING SURFACE POSITION MONITORING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
09655004
|
Filing Dt:
|
08/31/2000
|
Title:
|
METHOD AND SYSTEM FOR SUBSTANTIALLY REGISTERLESS PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
09655034
|
Filing Dt:
|
09/05/2000
|
Title:
|
LOW PROFILE SEMICONDUCTOR PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09659247
|
Filing Dt:
|
09/11/2000
|
Title:
|
APPARATUS FOR TESTING REDUNDANT ELEMENTS IN A PACKAGED SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09659334
|
Filing Dt:
|
09/12/2000
|
Title:
|
Active termination in a multidrop memory system
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09660303
|
Filing Dt:
|
09/12/2000
|
Title:
|
METHOD FOR PAGE MODE WRITING IN AN ELECTRICALLY ERASABLE/PROGRAMMABLE NON-VOLATILE MEMORY AND CORRESPONDING ARCHITECTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
09660838
|
Filing Dt:
|
09/13/2000
|
Title:
|
FLASH MEMORY SYSTEM AND METHOD IMPLEMENTING LBA TO PBA CORRELATION WITHIN FLASH MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2006
|
Application #:
|
09661540
|
Filing Dt:
|
09/14/2000
|
Title:
|
BIOS LOCK CD-ROM ENDCODE/DECODE DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09662407
|
Filing Dt:
|
09/14/2000
|
Title:
|
STEPPED PHOTORESIST PROFILE AND OPENING FORMED USING THE PROFILE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09665339
|
Filing Dt:
|
09/19/2000
|
Title:
|
Method and apparatus for setting the common mode level of a differential output
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2004
|
Application #:
|
09665430
|
Filing Dt:
|
09/19/2000
|
Title:
|
THERMALLY CONDUCTIVE ADHESIVE TAPE FOR SEMICONDUCTOR DEVICES AND METHOD FOR USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
09665826
|
Filing Dt:
|
09/20/2000
|
Title:
|
METHOD AND APPARATUS TO IMPROVE THE PROTECTION OF INFORMATION PRESENTED BY A COMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2004
|
Application #:
|
09665922
|
Filing Dt:
|
09/20/2000
|
Title:
|
METHOD AND APPARATUS FOR A LOW LATENCY SOURCE-SYNCHRONOUS ADDRESS RECEIVER FOR A HOST SYSTEM BUS IN A MEMORY CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09668922
|
Filing Dt:
|
09/25/2000
|
Title:
|
SHIELDING ARRANGEMENT TO PROTECT A CIRCUIT FROM STRAY MAGNETIC FIELDS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
09669093
|
Filing Dt:
|
09/25/2000
|
Title:
|
Semiconductor processing methods, and methods of forming
capacitor constructions
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
09669228
|
Filing Dt:
|
09/25/2000
|
Title:
|
MODULAR DRIVE CAGE ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2002
|
Application #:
|
09670248
|
Filing Dt:
|
09/26/2000
|
Title:
|
NONVOLATILE MEMORY AND HIGH SPEED MEMORY TEST METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09670471
|
Filing Dt:
|
09/26/2000
|
Title:
|
Memory test method and nonvolatile memory with low error masking probability
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
09672690
|
Filing Dt:
|
09/29/2000
|
Title:
|
A METHOD FOR MAKING A PACKAGED SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09674395
|
Filing Dt:
|
10/30/2000
|
Title:
|
Monolithically integrated selector for electrically programmable memory cell devices
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09675072
|
Filing Dt:
|
09/28/2000
|
Title:
|
INTERCONNECT AND SYSTEM FOR TESTING BUMPED SEMICONDUCTOR COMPONENTS WITH ON-BOARD MULTIPLEX CIRCUITRY FOR EXPANDING TESTER RESOURCES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
09675117
|
Filing Dt:
|
09/28/2000
|
Title:
|
SEMICONDUCTOR DEVICE HAVING INCREASED BREAKDOWN VOLTAGE AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2007
|
Application #:
|
09675286
|
Filing Dt:
|
09/29/2000
|
Title:
|
RUNTIME PREDICTION FRAMEWORK FOR CPU INTENSIVE APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09675635
|
Filing Dt:
|
09/29/2000
|
Title:
|
RUTHENIUM AND RUTHENIUM DIOXIDE REMOVAL METHOD AND MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
09675901
|
Filing Dt:
|
09/28/2000
|
Title:
|
A METHOD FOR FORMING A FIELD EFFECT TRANSISTOR HAVING INCREASED BREAKDOWN VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
09676175
|
Filing Dt:
|
09/29/2000
|
Title:
|
EXECUTING A TRANSLATED BLOCK OF INSTRUCTIONS AND BRANCHING TO CORRECTION CODE WHEN EXPECTED TOP OF STACK DOES NOT MATCH ACTUAL TOP OF STACK TO ADJUST STACK AT EXECUTION TIME TO CONTINUE EXECUTING WITHOUT RESTARTING TRANSLATING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09676313
|
Filing Dt:
|
09/29/2000
|
Title:
|
Clock splitter circuit to generate synchronized clock and inverted clock
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2007
|
Application #:
|
09676556
|
Filing Dt:
|
09/30/2000
|
Title:
|
EFFICIENT IMPLEMENTATION OF N-POINT DCT, N-POINT IDCT, SA-DCT AND SA-IDCT ALGORITHMS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
09677267
|
Filing Dt:
|
09/26/2000
|
Title:
|
METHOD FOR FORMING AN ETCH MASK DURING THE MANUFACTURE OF A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
09677478
|
Filing Dt:
|
10/02/2000
|
Title:
|
PLASMA ETCHING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
09678468
|
Filing Dt:
|
10/02/2000
|
Title:
|
FIELD EFFECT TRANSISTORS, FIELD EMISSION APPARATUSES, AND A THIN FILM TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09678941
|
Filing Dt:
|
10/03/2000
|
Title:
|
Method and apparatus for reducing induced switching transients
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
09679095
|
Filing Dt:
|
10/04/2000
|
Title:
|
CONTROLLING PACKAGING ENCAPSULANT LEAKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09680242
|
Filing Dt:
|
10/05/2000
|
Title:
|
SEMICONDUCTOR PROCESSING METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09686362
|
Filing Dt:
|
10/10/2000
|
Title:
|
Serial-flash, eprom, eeprom and flash eeprom nonvolatile memory in AMG configuration
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09686480
|
Filing Dt:
|
10/10/2000
|
Title:
|
METHODS OF DEPOSITING PHOSPHOR MOLECULES AND FORMING FIELD EMISSION DISPLAY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09686715
|
Filing Dt:
|
10/10/2000
|
Title:
|
METHODS OF ELECTROPHORETIC DEPOSITION OF PHOSPHOR MOLECULES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2001
|
Application #:
|
09687206
|
Filing Dt:
|
10/13/2000
|
Title:
|
Circuit and method for a multiplexed redundancy scheme in a memory device
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09687511
|
Filing Dt:
|
10/12/2000
|
Title:
|
APPARATUS AND METHODS FOR COUPLING CONDUCTIVE LEADS OF SEMICONDUCTOR ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09691805
|
Filing Dt:
|
10/18/2000
|
Title:
|
POINT-OF-USE FLUID REGULATING SYSTEM FOR USE IN THE CHEMICAL-MECHANICAL PLANARIZATION OF SEMICONDUCTOR WAFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2001
|
Application #:
|
09692472
|
Filing Dt:
|
10/20/2000
|
Title:
|
Frequency sensing NMOS voltage regulator
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09692896
|
Filing Dt:
|
10/19/2000
|
Title:
|
METHOD AND APPARATUS FOR MECHANICAL AND CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC SUBSTRATES WITH METAL COMPOUND ABRASIVES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
09694113
|
Filing Dt:
|
10/20/2000
|
Title:
|
INDIVIDUAL SELECTIVE REWORK OF DEFECTIVE BGA SOLDER BALLS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09694802
|
Filing Dt:
|
10/23/2000
|
Title:
|
Partial underfill for flip-chip electronic packages
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09696335
|
Filing Dt:
|
10/24/2000
|
Title:
|
METHOD AND APPARATUS FOR RELEASABLY ATTACHING POLISHING PADS TO PLANARIZING MACHINES IN MECHANICAL AND/OR CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC-DEVICE SUBSTRATE ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2002
|
Application #:
|
09696336
|
Filing Dt:
|
10/24/2000
|
Title:
|
METHOD AND APPARATUS FOR RELEASABLY ATTACHING POLISHING PADS TO PLANARIZING MACHINES IN MECHANICAL AND/OR CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC-DEVICE SUBSTRATE ASSEMBLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
09696899
|
Filing Dt:
|
10/25/2000
|
Title:
|
METHOD OF FORMING A CAPACITOR AND AN ELECTRICAL CONNECTION THERETO, AND
METHOD OF FORMING DRAM CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09698745
|
Filing Dt:
|
10/27/2000
|
Title:
|
FORMING METAL SILICIDE RESISTANT TO SUBSEQUENT THERMAL PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
09699043
|
Filing Dt:
|
10/27/2000
|
Title:
|
READING METHOD AND CIRCUIT FOR A NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2002
|
Application #:
|
09699304
|
Filing Dt:
|
10/27/2000
|
Title:
|
READING CIRCUIT FOR A NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09699309
|
Filing Dt:
|
10/27/2000
|
Title:
|
METHOD FOR CONTROLLED SOFT PROGRAMMING OF NON-VOLATILE MEMORY CELLS, IN PARTICULAR OF THE FLASH EEPROM AND EPROM TYPE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09703364
|
Filing Dt:
|
10/31/2000
|
Title:
|
SINGLE ELECTRON RESISTOR MEMORY DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
09703920
|
Filing Dt:
|
11/01/2000
|
Title:
|
METHOD TO PREVENT DIE ATTACH ADHESIVE CONTAMINATION IN STACKED CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
09705145
|
Filing Dt:
|
11/02/2000
|
Title:
|
COLOUR IMAGE RESTORATION WITH ANTI-ALIAS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09705227
|
Filing Dt:
|
11/02/2000
|
Title:
|
Sequential data transfer with common clock signal for receiver and sequential storage device and with slack register storing overflow item when set-up time is insufficient
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
09705499
|
Filing Dt:
|
11/02/2000
|
Title:
|
TRANSCONDUCTANCE AMPLIFIER ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2004
|
Application #:
|
09705700
|
Filing Dt:
|
11/06/2000
|
Title:
|
METHOD FOR IMPROVING THE RESISTANCE DEGRADATION OF THIN FILM CAPACITORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
09706960
|
Filing Dt:
|
11/06/2000
|
Title:
|
RECOVERING A SYSTEM THAT HAS EXPERIENCED A FAULT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
09707549
|
Filing Dt:
|
11/06/2000
|
Title:
|
METHOD OF MINIMIZING REPETITIVE CHEMICAL-MECHANICAL POLISHING SCRATCH MARKS, METHOD OF PROCESSING A SEMICONDUCTOR WAFER OUTER SURFACE, METHOD OF MINIMIZING UNDESIRED NODE-TO NODE SHORTS OF A LENGTH LESS THAN OR EQUAL TO 0.3 MICRON, AND SEMICONDUCTOR PROCESSING METH
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09708360
|
Filing Dt:
|
11/07/2000
|
Title:
|
FIELD EFFECT TRANSISTORS AND INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2003
|
Application #:
|
09709000
|
Filing Dt:
|
11/08/2000
|
Title:
|
I/O DEVICE TESTING METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09710067
|
Filing Dt:
|
11/09/2000
|
Title:
|
ARCHITECTURE FOR HANDLING INTERNAL VOLTAGES IN A NON-VOLATILE MEMORY, PARTICULARLY IN A SINGLE-VOLTAGE SUPPLY TYPE OF DUAL-WORK FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09710399
|
Filing Dt:
|
11/09/2000
|
Title:
|
STACKED LOCAL INTERCONNECT STRUCTURE AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
09711324
|
Filing Dt:
|
11/13/2000
|
Title:
|
ETCHANT WITH SELECTIVITY FOR DOPED SILICON DIOXIDE OVER UNDOPED SILICON DIOXIDE AND SILICON NITRIDE, PROCESSES WHICH EMPLOY THE ETCHANT, AND STRUCTURES FORMED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09712176
|
Filing Dt:
|
11/15/2000
|
Title:
|
METHOD OF FORMING DUAL CONDUCTIVE PLUGS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
09713144
|
Filing Dt:
|
11/14/2000
|
Title:
|
PROCESS FOR MANUFACTURING ELECTRONIC DEVICES COMPRISING HIGH VOLTAGE MOS TRANSISTORS, AND ELECTRONIC DEVICE THUS OBTAINED
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09714837
|
Filing Dt:
|
11/15/2000
|
Title:
|
VOLTAGE GENERATOR SWITCHING BETWEEN ALTERNATING, FIRST AND SECOND VOLTAGE VALUES, IN PARTICULAR FOR PROGRAMMING MULTILEVEL CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
09714852
|
Filing Dt:
|
11/15/2000
|
Title:
|
PROGRAMMABLE VOLTAGE GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09715691
|
Filing Dt:
|
11/17/2000
|
Title:
|
Apparatus and methods for substantial planarization of solder bumps
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2002
|
Application #:
|
09716746
|
Filing Dt:
|
11/20/2000
|
Title:
|
Method for reading data from a non-volatile memory device with autodetect burst mode reading and corresponding reading circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2002
|
Application #:
|
09716747
|
Filing Dt:
|
11/20/2000
|
Title:
|
Decoder for memories having optimized configuration
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09716759
|
Filing Dt:
|
11/20/2000
|
Title:
|
SYNCHRONOUS OUTPUT BUFFER, PARTICULARLY FOR NON-VOLATILE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09717078
|
Filing Dt:
|
11/22/2000
|
Title:
|
METHOD FOR MANUFACTURING FIELD EFFECT TRANSISTOR CAPABLE OF SUCCESSFULLY CONTROLLING TRANSISTOR CHARACTERISTICS RELATING TO THE SHORT-CHANNEL EFFECT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
09717579
|
Filing Dt:
|
11/21/2000
|
Title:
|
METHOD AND APPARATUS FOR DETERMINING AND DISPLAYING THE SERVICE LEVEL OF A DIGITAL TELEVISION BROADCAST SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
09717938
|
Filing Dt:
|
11/21/2000
|
Title:
|
NON-VOLATILE MEMORY DEVICE WITH BURST MODE READING AND CORRESPONDING READING METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09718971
|
Filing Dt:
|
11/22/2000
|
Title:
|
PROCESS FOR MANUFACTURING ELECTRONIC DEVICES COMPRISING NONVOLATILE MEMORY CELLS OF REDUCED DIMENSIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2003
|
Application #:
|
09721697
|
Filing Dt:
|
11/27/2000
|
Title:
|
USE OF GATE ELECTRODE WORKFUNCTION TO IMPROVE DRAM REFRESH
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
09721785
|
Filing Dt:
|
11/22/2000
|
Title:
|
LINK-LOCK DEVICE AND METHOD OF MONITORING AND CONTROLLING A LINK FOR FAILURES AND INTRUSIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09724470
|
Filing Dt:
|
11/28/2000
|
Title:
|
Asymmetrical molding method for multiple part matrixes
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2005
|
Application #:
|
09727038
|
Filing Dt:
|
11/30/2000
|
Publication #:
|
|
Pub Dt:
|
05/30/2002
| | | | |
Title:
|
COLOR FILTER ARRAY AND COLOR INTERPOLATION ALGORITHM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2003
|
Application #:
|
09730102
|
Filing Dt:
|
12/05/2000
|
Publication #:
|
|
Pub Dt:
|
05/03/2001
| | | | |
Title:
|
COMPACT SOI BODY CONTACT LINK
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09730518
|
Filing Dt:
|
12/05/2000
|
Publication #:
|
|
Pub Dt:
|
08/23/2001
| | | | |
Title:
|
MANUFACTURING PROCESS FOR NON-VOLATILE FLOATING GATE MEMORY CELLS INTEGRATED ON A SEMICONDUCTOR SUBSTRATE AND COMPRISED IN A CELL MATRIX WITH AN ASSOCIATED CONTROL CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2005
|
Application #:
|
09730774
|
Filing Dt:
|
12/07/2000
|
Publication #:
|
|
Pub Dt:
|
08/15/2002
| | | | |
Title:
|
METHOD OF PACING AND DISCONNECTING TRANSFERS ON A SOURCE STROBED BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
09730775
|
Filing Dt:
|
12/07/2000
|
Publication #:
|
|
Pub Dt:
|
09/26/2002
| | | | |
Title:
|
METHOD OF DETECTING A SOURCE STROBE EVENT USING CHANGE DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2006
|
Application #:
|
09730780
|
Filing Dt:
|
12/07/2000
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
Title:
|
ARBITRATION METHOD FOR A SOURCE STROBED BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
09730865
|
Filing Dt:
|
12/05/2000
|
Publication #:
|
|
Pub Dt:
|
05/24/2001
| | | | |
Title:
|
METHODS OF FORMING CAPACITORS, METHODS OF FORMING CAPACITOR-OVER-BIT LINE MEMORY CIRCUITRY, AND RELATED INTEGRATED CIRCUITRY CONSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2003
|
Application #:
|
09731360
|
Filing Dt:
|
12/06/2000
|
Publication #:
|
|
Pub Dt:
|
06/06/2002
| | | | |
Title:
|
THIN FLIP - CHIP METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
09732968
|
Filing Dt:
|
12/08/2000
|
Publication #:
|
|
Pub Dt:
|
06/13/2002
| | | | |
Title:
|
RESISTANCE VARIABLE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09733242
|
Filing Dt:
|
12/07/2000
|
Title:
|
Efficient open-array memory device architecture and method
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
09733373
|
Filing Dt:
|
12/08/2000
|
Publication #:
|
|
Pub Dt:
|
06/13/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR PROGRAMMING HOT KEYS BASED ON USER INTERESTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2002
|
Application #:
|
09734307
|
Filing Dt:
|
12/11/2000
|
Publication #:
|
|
Pub Dt:
|
06/13/2002
| | | | |
Title:
|
IN-LINE METHOD OF MEASURING EFFECTIVE THREE-LEAF ABERRATION COEFFICIENT OF LITHOGRAPHY PROJECTION SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09734547
|
Filing Dt:
|
12/13/2000
|
Title:
|
METHOD OF FORMING BURIED CONDUCTOR PATTERNS BY SURFACE TRANSFORMATION OF EMPTY SPACES IN SOLID STATE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2002
|
Application #:
|
09735277
|
Filing Dt:
|
12/11/2000
|
Title:
|
CHARGE PUMP WITH EFFICIENT SWITCHING TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
09735358
|
Filing Dt:
|
12/12/2000
|
Publication #:
|
|
Pub Dt:
|
06/13/2002
| | | | |
Title:
|
CLOCK NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
09735689
|
Filing Dt:
|
12/12/2000
|
Title:
|
METHOD AND APPARATUS FOR LEVEL-OF-DETAIL COMPUTATIONS
|
|