|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
10008843
|
Filing Dt:
|
11/13/2001
|
Publication #:
|
|
Pub Dt:
|
04/18/2002
| | | | |
Title:
|
BALL GRID ARRAY CHIP PACKAGES HAVING IMPROVED TESTING AND STACKING CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
10008891
|
Filing Dt:
|
11/13/2001
|
Title:
|
BALL GRID ARRAY CHIP PACKAGES HAVING IMPROVED TESTING AND STACKING CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2003
|
Application #:
|
10008900
|
Filing Dt:
|
12/05/2001
|
Publication #:
|
|
Pub Dt:
|
06/05/2003
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH ELECTRICALLY COUPLED SPIRAL INDUCTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
10008922
|
Filing Dt:
|
12/07/2001
|
Publication #:
|
|
Pub Dt:
|
06/12/2003
| | | | |
Title:
|
1 X N FANOUT WAVEGUIDE PHOTODETECTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2004
|
Application #:
|
10010025
|
Filing Dt:
|
12/06/2001
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
Title:
|
TRANSISTOR WITH NITROGEN-HARDENED GATE OXIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
10010760
|
Filing Dt:
|
11/30/2001
|
Publication #:
|
|
Pub Dt:
|
08/01/2002
| | | | |
Title:
|
INPUT-OUTPUT BUFFER CIRCUIT AND METHOD FOR AVOIDING INADVERTENT CONDUCTION OF A PULL-UP TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
10010820
|
Filing Dt:
|
12/06/2001
|
Publication #:
|
|
Pub Dt:
|
06/12/2003
| | | | |
Title:
|
CMOS OUTPUT DRIVER FOR SEMICONDUCTOR DEVICE AND RELATED METHOD FOR IMPROVING LATCH-UP IMMUNITY IN A CMOS OUTPUT DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2002
|
Application #:
|
10011196
|
Filing Dt:
|
11/13/2001
|
Title:
|
BALL GRID ARRAY CHIP PACKAGES HAVING IMPROVED TESTING AND STACKING CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
10011212
|
Filing Dt:
|
10/09/2001
|
Publication #:
|
|
Pub Dt:
|
04/10/2003
| | | | |
Title:
|
METHODS OF PROVIDING AN INTERLEVEL DIELECTRIC LAYER INTERMEDIATE DIFFERENT ELEVATION CONDUCTIVE METAL LAYERS IN THE FABRICATION OF INTEGRATED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
10011525
|
Filing Dt:
|
11/05/2001
|
Publication #:
|
|
Pub Dt:
|
04/11/2002
| | | | |
Title:
|
CAVITY BALL GRID ARRAY APPARATUS HAVING IMPROVED INDUCTANCE CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
10011686
|
Filing Dt:
|
11/13/2001
|
Publication #:
|
|
Pub Dt:
|
04/25/2002
| | | | |
Title:
|
BALL GRID ARRAY UTILIZING SOLDER BALLS HAVING A CORE MATERIAL COVERED BY A METAL LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
10012665
|
Filing Dt:
|
10/30/2001
|
Publication #:
|
|
Pub Dt:
|
06/20/2002
| | | | |
Title:
|
AMMONIA GAS PASSIVATION ON NITRIDE ENCAPSULATED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2003
|
Application #:
|
10012808
|
Filing Dt:
|
11/13/2001
|
Publication #:
|
|
Pub Dt:
|
04/11/2002
| | | | |
Title:
|
CHEMICAL MECHANICAL PLANARIZATION OF CONDUCTIVE MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2003
|
Application #:
|
10013090
|
Filing Dt:
|
12/07/2001
|
Publication #:
|
|
Pub Dt:
|
05/02/2002
| | | | |
Title:
|
INTERCONNECTION COMPONENT FOR FACILITATING TESTING OF PACKAGED INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
10014013
|
Filing Dt:
|
11/05/2001
|
Publication #:
|
|
Pub Dt:
|
05/08/2003
| | | | |
Title:
|
PREDECODE COLUMN ARCHITECTURE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2004
|
Application #:
|
10015811
|
Filing Dt:
|
11/02/2001
|
Publication #:
|
|
Pub Dt:
|
06/27/2002
| | | | |
Title:
|
ELECTRICAL CONTACT FOR HIGH DIELECTRIC CONSTANT CAPACITORS AND METHOD FOR FABRICATING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
10016513
|
Filing Dt:
|
12/10/2001
|
Title:
|
INPUT BUFFER AND METHOD FOR VOLTAGE LEVEL DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2003
|
Application #:
|
10017502
|
Filing Dt:
|
12/14/2001
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
Title:
|
PROGRAMMING METHOD FOR A MULTILEVEL MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2003
|
Application #:
|
10017557
|
Filing Dt:
|
12/14/2001
|
Publication #:
|
|
Pub Dt:
|
08/29/2002
| | | | |
Title:
|
INTEGRATED CIRCUITRY AND METHODS OF FORMING CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
10017657
|
Filing Dt:
|
12/12/2001
|
Publication #:
|
|
Pub Dt:
|
06/12/2003
| | | | |
Title:
|
FLASH MEMORY HAVING SEPARATE READ AND WRITE PATHS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
10017664
|
Filing Dt:
|
12/12/2001
|
Publication #:
|
|
Pub Dt:
|
06/12/2003
| | | | |
Title:
|
FLASH ARRAY IMPLEMENTATION WITH LOCAL AND GLOBAL BIT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
10019771
|
Filing Dt:
|
12/27/2001
|
Title:
|
VOLTAGE PRODUCTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10020352
|
Filing Dt:
|
12/12/2001
|
Publication #:
|
|
Pub Dt:
|
04/18/2002
| | | | |
Title:
|
METHOD OF SELECTIVELY ADJUSTING SURFACE TENSION OF SOLDERMASK MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/2003
|
Application #:
|
10020371
|
Filing Dt:
|
12/12/2001
|
Title:
|
ROM EMBEDDED DRAM WITH BIAS SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
10020447
|
Filing Dt:
|
12/18/2001
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
Title:
|
LOOK-AHEAD CARRY ADDER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2003
|
Application #:
|
10021555
|
Filing Dt:
|
12/12/2001
|
Publication #:
|
|
Pub Dt:
|
08/15/2002
| | | | |
Title:
|
APPARATUS AND METHOD FOR RETAINING A CIRCUIT BOARD
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2002
|
Application #:
|
10021870
|
Filing Dt:
|
12/17/2001
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
Title:
|
LOW POWER SUPPLY CMOS DIFFERENTIAL AMPLIFIER TOPOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
10022036
|
Filing Dt:
|
12/13/2001
|
Title:
|
SYSTEM AND METHOD FOR INHIBITING IMPRINTING OF CAPACITOR STRUCTURES OF A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
10022721
|
Filing Dt:
|
12/20/2001
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
METHOD OF IMPROVING SURFACE PLANARITY PRIOR TO MRAM BIT MATERIAL DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2005
|
Application #:
|
10022722
|
Filing Dt:
|
12/20/2001
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
PROGRAMMABLE CONDUCTOR RANDOM ACCESS MEMORY AND A METHOD FOR WRITING THERETO
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
10023036
|
Filing Dt:
|
12/19/2001
|
Title:
|
SEMICONDUCTOR COMPONENT HAVING SELECTED TERMINAL CONTACTS WITH MULTIPLE ELECTRICAL PATHS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2007
|
Application #:
|
10023049
|
Filing Dt:
|
12/20/2001
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
SEMICONDUCTOR PACKAGE HAVING SUBSTRATE WITH MULTI-LAYER METAL BUMPS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
10024256
|
Filing Dt:
|
12/17/2001
|
Publication #:
|
|
Pub Dt:
|
06/06/2002
| | | | |
Title:
|
LOCAL INTERCONNECT STRUCTURES AND METHODS FOR MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
10028001
|
Filing Dt:
|
12/20/2001
|
Publication #:
|
|
Pub Dt:
|
03/06/2003
| | | | |
Title:
|
PROGRAMMABLE ARRAY LOGIC OR MEMORY WITH P-CHANNEL DEVICES AND ASYMMETRICAL TUNNEL BARRIERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
10028040
|
Filing Dt:
|
12/21/2001
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
METHODS FOR PLANARIZATION OF GROUP VIII METAL-CONTAINING SURFACES USING COMPLEXING AGENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2003
|
Application #:
|
10028472
|
Filing Dt:
|
12/19/2001
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR CONTROLLING ACCESS TO MOBILE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
10028616
|
Filing Dt:
|
12/21/2001
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
METHODS FOR PLANARIZATION OF GROUP VIII METAL-CONTAINING SURFACES USING A FIXED ABRASIVE ARTICLE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2005
|
Application #:
|
10028643
|
Filing Dt:
|
12/20/2001
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
LOW-TEMPERATURE GROWN HIGH QUALITY ULTRA-THIN COTIO3 GATE DIELECTRICS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
10029573
|
Filing Dt:
|
12/20/2001
|
Publication #:
|
|
Pub Dt:
|
05/30/2002
| | | | |
Title:
|
METHODS OF FORMING TRANSISTORS AND SEMICONDUCTOR PROCESSING METHODS OF FORMING TRANSISTOR GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2004
|
Application #:
|
10032115
|
Filing Dt:
|
12/21/2001
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
UNDERFILL PROCESS FOR FLIP-CHIP DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
10032129
|
Filing Dt:
|
12/31/2001
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
METHOD FOR MOLDING SEMICONDUCTOR COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2003
|
Application #:
|
10032277
|
Filing Dt:
|
12/21/2001
|
Publication #:
|
|
Pub Dt:
|
01/16/2003
| | | | |
Title:
|
VOLTAGE AND TEMPERATURE COMPENSATED PULSE GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2003
|
Application #:
|
10032375
|
Filing Dt:
|
12/21/2001
|
Publication #:
|
|
Pub Dt:
|
11/21/2002
| | | | |
Title:
|
SUPPLY NOISE REDUCTION IN MEMORY DEVICE COLUMN SELECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
10032643
|
Filing Dt:
|
12/28/2001
|
Publication #:
|
|
Pub Dt:
|
07/18/2002
| | | | |
Title:
|
DEVICE AND METHOD FOR REDUCING STANDBY CURRENT IN A MEMORY DEVICE BY DISCONNECTING BIT LINE LOAD DEVICES IN UNUSED COLUMNS OF THE MEMORY DEVICE FROM A SUPPLY VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
10032655
|
Filing Dt:
|
10/28/2001
|
Publication #:
|
|
Pub Dt:
|
05/02/2002
| | | | |
Title:
|
CHEMICAL VAPOR DEPOSITION PROCESS FOR DEPOSITING TITANIUM NITRIDE FILMS FROM AN ORGANO-METALLIC COMPOUND
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
10032730
|
Filing Dt:
|
12/28/2001
|
Publication #:
|
|
Pub Dt:
|
06/06/2002
| | | | |
Title:
|
METHODS OF FABRICATING BURIED DIGIT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
10032877
|
Filing Dt:
|
10/24/2001
|
Publication #:
|
|
Pub Dt:
|
09/11/2003
| | | | |
Title:
|
FILL PATTERN GENERATION FOR SPIN-ON GLASS AND RELATED SELF-PLANARIZATION DEPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2005
|
Application #:
|
10033233
|
Filing Dt:
|
12/28/2001
|
Publication #:
|
|
Pub Dt:
|
05/02/2002
| | | | |
Title:
|
METHOD OF MAKING CHIP PACKAGE WITH GREASE HEAT SINK
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2004
|
Application #:
|
10033340
|
Filing Dt:
|
12/26/2001
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
MULTI-SUBSTRATE MICROELECTRONIC PACKAGES AND METHODS FOR MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2003
|
Application #:
|
10033428
|
Filing Dt:
|
12/27/2001
|
Publication #:
|
|
Pub Dt:
|
05/02/2002
| | | | |
Title:
|
FIELD EFFECT TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2004
|
Application #:
|
10033656
|
Filing Dt:
|
12/27/2001
|
Publication #:
|
|
Pub Dt:
|
08/08/2002
| | | | |
Title:
|
LOW DIELECTRIC CONSTANT MATERIAL FOR INTEGRATED CIRCUIT FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
10033711
|
Filing Dt:
|
12/28/2001
|
Publication #:
|
|
Pub Dt:
|
10/24/2002
| | | | |
Title:
|
GENERATOR CIRCUIT FOR VOLTAGE RAMPS AND CORRESPONDING VOLTAGE GENERATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2004
|
Application #:
|
10034778
|
Filing Dt:
|
12/27/2001
|
Publication #:
|
|
Pub Dt:
|
05/02/2002
| | | | |
Title:
|
METHOD AND DEVICE TO REDUCE GATE-INDUCED DRAIN LEAKAGE (GIDL) CURRENT IN THIN GATE OXIDE MOSFETS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2005
|
Application #:
|
10034924
|
Filing Dt:
|
12/26/2001
|
Title:
|
METHOD AND APPARATUS FOR SUPPORTING MICROELECTRONIC SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
10035006
|
Filing Dt:
|
12/27/2001
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
Title:
|
MULTI-EMITTER BIPOLAR TRANSISTOR FOR BANDGAP REFERENCE CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2005
|
Application #:
|
10035197
|
Filing Dt:
|
01/04/2002
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
PCRAM REWRITE PREVENTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
10035543
|
Filing Dt:
|
12/28/2001
|
Publication #:
|
|
Pub Dt:
|
06/13/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR MECHANICAL AND CHEMICAL-MECHANICAL PLANARIZATION OF MICROELECTRONIC SUBSTRATES WITH METAL COMPOUND ABRASIVES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
10035909
|
Filing Dt:
|
12/19/2001
|
Publication #:
|
|
Pub Dt:
|
08/29/2002
| | | | |
Title:
|
METHOD FOR STORING DATA IN A NONVOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
10036337
|
Filing Dt:
|
12/19/2001
|
Publication #:
|
|
Pub Dt:
|
08/08/2002
| | | | |
Title:
|
METHOD OF PROGRAMMING A PLURALITY OF MEMORY CELLS CONNECTED IN PARALLEL, AND A PROGRAMMING CIRCUIT THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
10036751
|
Filing Dt:
|
12/21/2001
|
Publication #:
|
|
Pub Dt:
|
11/21/2002
| | | | |
Title:
|
SENSING SCHEME FOR LOW-VOLTAGE FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2003
|
Application #:
|
10036772
|
Filing Dt:
|
12/21/2001
|
Publication #:
|
|
Pub Dt:
|
06/26/2003
| | | | |
Title:
|
MEMORY MODULE WITH TEST MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
10037081
|
Filing Dt:
|
11/09/2001
|
Publication #:
|
|
Pub Dt:
|
05/15/2003
| | | | |
Title:
|
METHODS OF FABRICATING GATE AND STORAGE DIELECTRIC STACKS HAVING SILICON-RICH-NITRIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
10037205
|
Filing Dt:
|
01/04/2002
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
USE OF A REFERENCE FIDUCIAL ON A SEMICONDUCTOR PACKAGE TO MONITOR AND CONTROL A SINGULATION METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2003
|
Application #:
|
10037562
|
Filing Dt:
|
01/07/2002
|
Title:
|
METHOD AND SYSTEM FOR WAFER LEVEL TESTING AND BURNING-IN SEMICONDUCTOR COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2003
|
Application #:
|
10037948
|
Filing Dt:
|
01/04/2002
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
UNIVERSAL MEMORY MODULE/PCB STORAGE, TRANSPORT, AUTOMATION HANDLING TRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
10038222
|
Filing Dt:
|
10/19/2001
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
METHOD OF ATTACHING A SEMICONDUCTOR CHIP TO A LEADFRAME WITH A FOOTPRINT OF ABOUT THE SAME SIZE AS THE CHIP AND PACKAGES FORMED THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
10038411
|
Filing Dt:
|
01/03/2002
|
Title:
|
RECEIVING CALLER IDENTIFICATION INFORMATION WITH A TELECOMMUNICATIONS DEVICE FOR THE DEAF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2003
|
Application #:
|
10038499
|
Filing Dt:
|
01/02/2002
|
Publication #:
|
|
Pub Dt:
|
07/03/2003
| | | | |
Title:
|
CHARGE PUMP RIPPLE REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
10038917
|
Filing Dt:
|
01/03/2002
|
Publication #:
|
|
Pub Dt:
|
07/03/2003
| | | | |
Title:
|
PROPERTY MANAGEMENT SYSTEM PROTOCOL AUTO-DETECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2007
|
Application #:
|
10038956
|
Filing Dt:
|
01/02/2002
|
Publication #:
|
|
Pub Dt:
|
07/03/2003
| | | | |
Title:
|
SYNCHRONIZING DATA OR SIGNAL TRANSFER ACROSS CLOCKED LOGIC DOMAINS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
10039085
|
Filing Dt:
|
01/04/2002
|
Publication #:
|
|
Pub Dt:
|
05/30/2002
| | | | |
Title:
|
MEMORY UNIT AND METHOD OF ASSEMBLING A COMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2004
|
Application #:
|
10039095
|
Filing Dt:
|
01/02/2002
|
Publication #:
|
|
Pub Dt:
|
07/03/2003
| | | | |
Title:
|
MATERIAL DEPOSITION FROM A LIQUEFIED GAS SOLUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
10039456
|
Filing Dt:
|
12/31/2001
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
A STRUCTURE TO REDUCE LINE-LINE CAPACITANCE WITH LOW-K MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10039517
|
Filing Dt:
|
01/03/2002
|
Publication #:
|
|
Pub Dt:
|
05/23/2002
| | | | |
Title:
|
SYSTEM AND DEVICE INCLUDING A BARRIER LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
10041543
|
Filing Dt:
|
01/07/2002
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR HEADER UPDATING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2003
|
Application #:
|
10041684
|
Filing Dt:
|
10/24/2001
|
Title:
|
MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2004
|
Application #:
|
10041781
|
Filing Dt:
|
10/18/2001
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
DYNAMIC RANGE EXTENSION FOR CMOS IMAGE SENSORS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
10043199
|
Filing Dt:
|
01/14/2002
|
Publication #:
|
|
Pub Dt:
|
05/23/2002
| | | | |
Title:
|
NOVEL FILM COMPOSITION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
10043430
|
Filing Dt:
|
01/09/2002
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
METHODS OF FORMING FLASH FIELD EFFECT TRANSISTOR GATES AND NON-FLASH FIELD EFFECT TRANSISTOR GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
10043431
|
Filing Dt:
|
01/09/2002
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
METHODS OF ELECTROLESS DEPOSITION OF NICKEL, AND METHODS OF FORMING UNDER BUMP METALLURGY, AND CONSTRUCTIONS COMPRISING SOLDER BUMPS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2003
|
Application #:
|
10044097
|
Filing Dt:
|
01/11/2002
|
Publication #:
|
|
Pub Dt:
|
08/08/2002
| | | | |
Title:
|
METHOD FOR MULTILEVEL COPPER INTERCONNECTS FOR ULTRA LARGE SCALE INTEGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
10044178
|
Filing Dt:
|
01/10/2002
|
Publication #:
|
|
Pub Dt:
|
05/23/2002
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCORPORATING AN ELECTRICAL CONTACT TO AN INTERNAL CONDUCTIVE LAYER AND METHOD FOR MAKING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2003
|
Application #:
|
10044352
|
Filing Dt:
|
01/10/2002
|
Publication #:
|
|
Pub Dt:
|
05/09/2002
| | | | |
Title:
|
APPARATUS FOR EXTERNALLY TIMING HIGH VOLTAGE CYCLES OF NON-VOLATILE MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
10044743
|
Filing Dt:
|
01/11/2002
|
Publication #:
|
|
Pub Dt:
|
08/08/2002
| | | | |
Title:
|
APPARATUS FOR ESTABLISHING AN ELECTRICAL CONNECTION WITH A WAFER TO FACILITATE WAFER-LEVEL BURN-IN AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
10045420
|
Filing Dt:
|
01/15/2002
|
Title:
|
TEST SYSTEM HAVING ALIGNMENT MEMBER FOR ALIGNING SEMICONDUCTOR COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2003
|
Application #:
|
10045825
|
Filing Dt:
|
10/19/2001
|
Publication #:
|
|
Pub Dt:
|
05/23/2002
| | | | |
Title:
|
Packages formed by attaching a semiconductor chip to a leadframe with a footprint of about the same size as the chip
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
10046338
|
Filing Dt:
|
10/26/2001
|
Publication #:
|
|
Pub Dt:
|
07/18/2002
| | | | |
Title:
|
METHOD AND CIRCUIT FOR REGULATING THE OUTPUT VOLTAGE FROM A CHARGE PUMP CIRCUIT, AND MEMORY DEVICE USING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2003
|
Application #:
|
10047285
|
Filing Dt:
|
01/14/2002
|
Publication #:
|
|
Pub Dt:
|
05/08/2003
| | | | |
Title:
|
RAIL-TO-RAIL CMOS COMPARATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2005
|
Application #:
|
10047324
|
Filing Dt:
|
01/14/2002
|
Publication #:
|
|
Pub Dt:
|
07/17/2003
| | | | |
Title:
|
CAS LATENCY SELECT UTILIZING MULTILEVEL SIGNALING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2004
|
Application #:
|
10047349
|
Filing Dt:
|
01/14/2002
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
SILICON PLUGS AND LOCAL INTERCONNECT FOR EMBEDDED MEMORY AND SYSTEM-ON-CHIP (SOC) APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
10047619
|
Filing Dt:
|
01/16/2002
|
Publication #:
|
|
Pub Dt:
|
05/16/2002
| | | | |
Title:
|
CIRCUIT CONFIGURATION FOR ENHANCING PERFORMANCE CHARACTERISTICS OF FABRICATED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2002
|
Application #:
|
10047797
|
Filing Dt:
|
01/15/2002
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
Title:
|
STRESS RELIEVING TAPE BONDING INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
10047808
|
Filing Dt:
|
01/16/2002
|
Publication #:
|
|
Pub Dt:
|
05/23/2002
| | | | |
Title:
|
CIRCUIT CONFIGURATION FOR CONTROLLING SIGNAL PROPAGATION FABRICATED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2003
|
Application #:
|
10047918
|
Filing Dt:
|
01/14/2002
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
Title:
|
METHOD AND CIRCUIT FOR DYNAMIC READING OF A MEMORY CELL, IN PARTICULAR A MULTI-LEVEL NONVOLATILE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
10050067
|
Filing Dt:
|
01/17/2002
|
Publication #:
|
|
Pub Dt:
|
07/24/2003
| | | | |
Title:
|
FAST ALGORITHM TO EXTRACT FLAT INFORMATION FROM HIERARCHICAL NETLISTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
10050339
|
Filing Dt:
|
01/15/2002
|
Publication #:
|
|
Pub Dt:
|
07/17/2003
| | | | |
Title:
|
MAGNETIC SHIELD FOR INTEGRATED CIRCUIT PACKAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
10050347
|
Filing Dt:
|
01/15/2002
|
Publication #:
|
|
Pub Dt:
|
07/25/2002
| | | | |
Title:
|
METHODS OF FORMING TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
10050348
|
Filing Dt:
|
01/15/2002
|
Publication #:
|
|
Pub Dt:
|
07/18/2002
| | | | |
Title:
|
TRANSISTOR STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
10050373
|
Filing Dt:
|
01/15/2002
|
Publication #:
|
|
Pub Dt:
|
07/18/2002
| | | | |
Title:
|
METHODS OF FORMING A NITROGEN ENRICHED REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
10050507
|
Filing Dt:
|
01/16/2002
|
Publication #:
|
|
Pub Dt:
|
07/17/2003
| | | | |
Title:
|
ELIMINATION OF RDL USING TAPE BASE FLIP CHIP ON FLEX FOR DIE STACKING
|
|